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ABSTRACT OF DISSERTATION
RESOURCE EFFICIENT DESIGN OF QUANTUM CIRCUITS FOR
CRYPTANALYSIS AND SCIENTIFIC COMPUTING APPLICATIONS
Quantum computers offer the potential to extend our abilities to tackle compu-
tational problems in fields such as number theory, encryption, search and scientific
computation. Up to a superpolynomial speedup has been reported for quantum algo-
rithms in these areas. Motivated by the promise of faster computations, the develop-
ment of quantum machines has caught the attention of both academics and industry
researchers. Quantum machines are now at sizes where implementations of quantum
algorithms or their components are now becoming possible. In order to implement
quantum algorithms on quantum machines, resource efficient circuits and functional
blocks must be designed. In this work, we propose quantum circuits for Galois and
integer arithmetic. These quantum circuits are necessary building blocks to realize
quantum algorithms.
The design of resource efficient quantum circuits requires the designer takes into
account the gate cost, quantum bit (qubit) cost, depth and garbage outputs of a
quantum circuit. Existing quantum machines do not have many qubits meaning
that circuits with high qubit cost cannot be implemented. In addition, quantum
circuits are more prone to errors and garbage output removal adds to overall cost.
As more gates are used, a quantum circuit sees an increased rate of failure. Failures
and error rates can be countered by using quantum error correcting codes and fault
tolerant implementations of universal gate sets (such as Clifford+T gates). However,
Clifford+T gates are costly to implement with the T gate being significantly more
costly than the Clifford gates. As a result, designers working with Clifford+T gates
seek to minimize the number of T gates (T-count) and the depth of T gates (T-
depth). In this work, we propose quantum circuits for Galois and integer arithmetic
with lower T-count, T-depth and qubit cost than existing work.
This work presents novel quantum circuits for squaring and exponentiation over
binary extension fields (Galois fields of form GF (2m)). The proposed circuits are
shown to have lower depth, qubit and gate cost to existing work. We also present
quantum circuits for the core operations of multiplication and division which enjoy
lower T-count, T-depth and qubit costs compared to existing work. This work also
illustrates the design of a T-count and qubit cost efficient design for the square root.
This work concludes with an illustration of how the arithmetic circuits can be com-
bined into a functional block to implement quantum image processing algorithms.
KEYWORDS: Quantum computation, Arithmetic circuits, Emerging computer
architectures
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Chapter 1
Introduction
Among the emerging computing paradigms, quantum computing shows promise due
to applications in number theory, cryptanalysis, image processing, search and scien-
tific computation. Quantum computers have been shown to potentially offer up to a
superpolynomial factor speedup for many algorithms in these areas [21] [22] [23] [24]
[25] [26] [27] [28] [29] [30] [31] [32] [33] [34] [35] [36] [37] [38] [39] [40]. Motivated by
the non-trivial increase in our computational prowess, research in quantum computa-
tion has caught the attention of corporations such as Microsoft, Honeywell and IBM
along with academic researchers at many institutions. To realize the performance
gains offered by these proposed algorithms, quantum circuit implementations must
be devised. These implementations will require circuits for integer and Galois field
arithmetic. Quantum circuits for arithmetic operations such as addition, subtraction,
multiplication, squaring and exponentiation are required to implement many quan-
tum algorithms in these areas (see [22] [25] [21] [31] [33] [41] [42] [43]). Figure 1.1
illustrates how arithmetic circuits form core components in the circuit implementation
of one of the algorithms in [31] and Figure 1.2 illustrates how quantum arithmetic
circuits form building blocks for a fundamental operation needed for quantum image
processing.
1
|0⊗2·n〉 H⊗n
Ax mod N
QFT−1
|0⊗n〉
(a) Top level circuit.
|X0〉 • · · · |X0〉
|X1〉 • · · · |X1〉
...
. . .
...
|Xm−2〉 · · · • |Xm−2〉
|Xm−1〉 · · · • |Xm−1〉
|1〉 × × · · · × ×
∣∣AX mod N〉
(b) Modular exponentation unit. A series of multipliers are used.
Figure 1.1: Quantum circuit implementation of Shor’s factoring algorithm. Adapted
from [1]. Modular exponenatation circuit calculates A to the power of X modulo a
value N.
|X⊗n〉 • |X⊗n〉
|A⊗n〉 • |A⊗n〉
|K⊗n〉 • |K⊗n〉
|Y ⊗n−1〉 − × IP −
|Xshear〉
|Yn−1〉 • |Xshear〉
|1〉 •
∣∣Yn−1〉
Figure 1.2: Quantum circuit for shearing a top half of an image in the -X direction.
Quantum arithmetic circuits used are shown. The block labeled IP is an interpolation
unit. Adapted from [2].
2
In consequence, the design of quantum arithmetic circuits has caught the attention
of researchers and they have contributed designs to the literature (see [1] [44] [45] [46]
[47]). Dedicated libraries of quantum arithmetic circuits also are included in quantum
design packages and defined for quantum programming languages (see [33] [48] [49]
and [50]). Despite the attention paid by researchers, the design of quantum circuits
and quantum arithmetic functions still remains at an initial stage. Many proposed
works (such as [1] [46]) complete their functions but with a severe overhead in terms
of quantum resources. The resource overhead from the existing works limits their
usefulness as building blocks to implement reliable and scalable quantum algorithms.
Thus, there is a need to design and test resource efficient quantum arithmetic circuits.
In this work, we address the need for cost efficient quantum circuits by proposing a
family of resource efficient quantum arithmetic circuits for Galois field and integer
arithmetic. We demonstrate that the circuits proposed in this work are cost efficient
alternatives to existing works when practical considerations such as fault tolerance
are taken into account.
Table 1.1: Table presenting various specifications of several quantum machines.
Adapted from [13].
machine name machine 2 qubit coherence 1 qubit 2 qubit read out
qubits gates time gate error gate error error
IBM Q5∗ (Tenerife) 5 6 40µs 0.20% 4.76% 6.21%
IBM Q14∗ (Melbourne) 14 18 30µs 1.19% 7.95% 9.09%
IBM Q16∗ (Ruschlikon) 16 22 40µs 0.22% 7.14% 4.15%
Rigetti Agave∗ 4 3 15µs 3.68% 10.80% 16.37%
Rigetti Aspen 1∗ 16 18 20µs 3.43% 8.92% 5.56%
Rigetti Aspen 3∗ 16 18 20µs 3.79% 5.37% 6.65%
UMD quantum unit† 5 10 1.5s 0.20% 1.00% 0.60%
∗: superconductor based quantum machine
†: trapped ion based quantum machine
The field of quantum hardware design is now at an exciting stage. Motivated by
the promise of up to a superpolynomial factor improvements for algorithms across
computation, researchers have turned their attention to implementing quantum com-
3
puters and quantum computer systems. Artists rendering of a quantum computer
system can be seen in [51]. The quantum machine is a trapped ion device where
information is encoded as electron energy states in suspended ions. The combined ef-
forts of firms such as Microsoft, Honeywell and IBM along with university researchers
have resulted in the realization of physical quantum processors based on a multitude
of base technologies. Physical examples of these machines can be seen in [15] [14] [52]
[53] [13] [54]. Table 1.1 presents a table of specifications for several available quantum
processing units. Table 1.1 lists the total number of qubits, maximum number of two
port gates that can run in parallel and several error rates are shown. The quantum
machines presented in Table 1.1 are based on ion trap and superconductor technolo-
gies ([15] [53] [13]). However, additional technology platforms such as quantum dots
or laser based systems have caught the interest of the scientific community. A dis-
cussion of the operation of these technology platforms is beyond the scope of this
work but is discussed in [55] [15] [56] [13]. Quantum processing elements containing
fifty or more qubits now exist ([15] [53]) and those with hundreds of qubits is within
reach. These Noisy Intermediate Scale Quantum (NISQ) machines are reaching sizes
where components for quantum algorithms or the quantum algorithms themselves
can be implemented in hardware. Quantum algorithms must first be translated into
quantum circuit equivalents before they can be run on a chosen quantum processing
element. The synthesized circuit must take into account factors such as (i) the quan-
tum gates supported by the technology, (ii) qubit interaction restrictions imposed
by the technology layout, (iii) the error rate of the computer components and (iv)
system noise. Many existing works do not take into account technology considera-
tions in their presented design methodology. Thus, there is a need to design and test
resource efficient quantum arithmetic circuits. In this work, we address the need for
cost efficient quantum circuits that take into account practical considerations such
as fault tolerance. The proposed works enjoy reduced resource costs compared to
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existing designs and are realized with quantum gates that can be implemented on
quantum processing elements.
The design of a quantum arithmetic circuit presents unique challenges that dis-
tinguish it from classical circuit design. A profound distinction is that quantum
computers possess the property of unitarity [57]. As a result, quantum computers are
a physically reversible technology. Benefits such as theoretically zero energy expendi-
ture have been discussed in works such as [58] [59]. However, a practical consequence
is any quantum circuit shall be logically reversible. Motivated by the possibility of
low power consumption, the design of reversible logic circuits has been explored by re-
searchers ([60] [61] [62] [21] [63] [64] [1] [47] [4]). Reversible logic circuits are composed
of reversible logic gates and, for our purposes, reversible logic gates are composed of
quantum gates. Thus, all quantum gates are reversible (as elaborated in Section 2).
Therefore, a given quantum circuit shall have a one-to-one mapping between inputs
and outputs. Depending on the computation to be performed, a quantum circuit
will require ancillae (additional constant inputs) and will generate garbage output
(outputs not needed for future computation). Regenerated inputs are not considered
garbage outputs [65] [66] [59]. Ancillae and garbage outputs are overheads which
add to overall circuit costs. As shown in Figure 1.1 and illuminated in [15] [14] [53],
qubits are limited on existing quantum processors. A design with a high ancillae
overhead will not be implementable on these machines or leave no qubits available for
additional computation. Garbage outputs are not used in later computations so they
are simply occupying precious qubits. These outputs must be cleared so the occupied
qubits can be used for other useful computations. The process used to clear these
qubits is described in [59] and reviewed in Section 2. Removing garbage outputs will
add to the overall qubit and gate cost for a quantum circuit design. As a result, there
is a need to design circuits that use qubits efficiently and, ideally, produce no garbage
output. In this work, we address this need by proposing quantum arithmetic circuits
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that enjoy lower qubit cost than existing works. Also, several of the proposed works
do not introduce garbage output.
As suggested by the name “Noisy Intermediate Scale Quantum”, discussed in Sec-
tion 2 quantum computers are prone to noise errors. Quantum computer have several
failure points that can introduce errors into a computation running on the machine.
The basic processes of quantum computer (i.e. qubit readout, gate execution) intro-
duce errors into a given computation. The environment also introduces noise. The
environment introduces noise which eventually degrade values stored on a quantum
processor’s qubits (see [67] [17] [14]). The phenomenon where qubit values degrade
over time is referred to as decoherence. The associated errors are called coherence
errors. Coherence errors are discussed further in Section 2. Faced with all these po-
tential sources of computation failure in a quantum circuit, fault tolerant quantum
hardware design has become a topic of great research interest (see [68] [69] [70] [71]
[72] [73] [74] [75] [76]). Quantum error correcting codes (such as surface codes) and
fault tolerant implementations of quantum gates (Such as the Clifford+T gate set)
have been proposed (see [68] [69] [70] [71] [68] [76] [77] [78] [75] [79] [80] [81] [82]). The
Clifford+T gate set has been adopted as the quantum gate set of choice for circuit
design because (i) it is universal and (ii) they can be realized with existing error cor-
recting codes (such as the surface codes) [9] [77] [72] [73] [74] [82]. The trade off for
fault tolerance implementation is the need to use the quantum T gate. The quantum
T gate, essential for gate set universality has a costly fault tolerant implementation
[83] [77] [69] [84] [9] [73] [74] [77]. The T gate must be implemented with one or more
rounds of “magic state distillation” where quantum superpositions needed to generate
a T gate transformation are implemented. The implementations have a high degree
of redundancy. So implementing a reliable T gate will possess a high quantum gate,
qubit and depth cost. When the qubit and quantum gate resources needed for error
correcting codes are considered, the cost to implement a reliable T gate dominates
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the costs for the other Clifford gates [9] [77] [72] [73] [74] [82]. As a result, there is a
need to design circuits that enjoy low T-count and T-depth costs. In this work, we
address this need by proposing quantum arithmetic circuits that enjoy lower T gate
cost than existing works. All proposed works enjoy a lower T-count and/or T-depth
compared to the existing works.
1.1 Contributions
To address the need for resource efficient quantum circuits for Galois and Integer
arithmetic, I propose the following quantum circuits in this work:
 Quantum circuit for squaring in Galois fields GF (2m): Proposed circuits
have reduced depth, qubit and gate costs compared to existing work. The
proposed design methodology can implement a squaring circuit for any field
basis polynomial.
 Quantum circuit for exponentiation in Galois fields GF (2m): Proposed
circuits have reduced qubit and gate cost when the proposed squaring circuit
is used. The proposed design methodology can implement an exponentiation
circuit for any field basis polynomial. We illustrate the algorithm with a circuit
that computes x2
n−2 mod f ≡ x−1 mod f .
 Quantum circuit for integer multiplication: The design incorporates a
proposed conditional addition circuit. The proposed multiplication circuit has
reduced qubit and T gate costs compared to existing work. The proposed design
methodology can implement a multiplication circuit of any size.
 Quantum circuit for integer division: The proposed circuit implements the
non-restoring division algorithm. The proposed work has reduced qubit and T
7
gate costs compared to existing work. The proposed design methodology can
implement a multiplication circuit of any size.
 Quantum circuit for the square root: The proposed circuit implements
the non-restoring square root algorithm. The proposed work has reduced qubit
and T gate costs compared to existing work. The proposed design methodology
can implement a square root circuit of any size.
 Quantum circuit for bilinear interpolation: Circuits for scaling an image
up or down by a factor n are shown. The proposed work makes use of the
proposed multiplication circuit. The proposed work has reduced T gate costs
compared to existing work.
1.2 Outline of Thesis
This thesis is organized as follows. Chapter 2 presents background material such
as quantum Clifford + T gates and Galois field arithmetic. Chapter 2 includes the
discussion of the existing work. The proposed Galois field squaring circuit algorithm
is presented in Chapter 3 with the comparison against the existing work. Chapter
3 also shows the proposed Galois field exponentiation circuit. Portions of Chapter
3 appear in [85] © 2017 IEEE. Reprinted with permission. The proposed quantum
conditional addition circuit is presented and compared against the existing work in
Chapter 4. The proposed quantum integer multiplication circuit is also presented
in Chapter 4. Material in Chapter 4 appears in [86] © 2019 IEEE. Reprinted with
permission. Chapter 5 presents the proposed quantum circuit for integer division
as well as the comparison of the proposed divider against existing work. Portions of
Chapter 5 appear in [87] © 2019 IEEE. Reprinted with permission. The design of the
proposed quantum square root circuit and the comparison against the existing work is
shown in Chapter 6. Material in Chapter 6 appears in [88] © 2018 ACM. Reprinted
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with permission. DOI: 10.1145/3264816. The proposed quantum circuits for bilinear
interpolation are presented in Chapter 7 The bilinear interpolation circuits are also
shown to have reduced costs against existing works. Content in Chapter 7 appears in
[89] © 2018 IEEE. Reprinted with permission. Chapter 8 concludes this thesis and
offers possible directions for new research.
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Chapter 2
Background
2.1 Quantum computers
Quantum computers are a new paradigm of computing with its own set of unique
properties. Thus, the traditional representation of bits and gates are not applicable
to quantum computation. In addition, quantum computers have unique properties
such as superposition and entanglement that have no analog in classical computing.
In this Section, we provide background in quantum computation. The most basic
representation of information (the qubit) is defined as well as the quantum gate. We
also introduce properties exclusive to quantum computation such as superposition,
entanglement and measurement.
2.1.1 Quantum Bit (Qubit)
In classical computation, a unit of information is represented by a bit. A bit is a
two level system where the system state can be defined with respect to the power
supply values (Vdd and ground). A qubit is also a two level system. However, the
similarity ends there. Figure 2.1 presents several implementations of the quantum
bit. A classical bit functions by the rules of classical mechanics while a qubit is
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a quantum mechanical system. Thus, to implement a qubit, we need access to a
quantum mechanical system that has at least two states. The quantum spin state of
an electron or the energy level of an electron could be used to implement the qubit
(see Figure 2.1). Details on electron spin and electron energy levels can be found
in Chemistry textbooks such as [90]. Since information is now represented with
quantum mechanical systems, there are unique properties that researchers working
with quantum computers must take into account such as those outlined shortly.
(a) Qubit encoded from electron spin
states.
(b) Qubit encoded from electron energy
states.
Figure 2.1: Two implementations of the qubit. Sx
y
,Dx
y
and Px
y
refer to electron
orbitals and y is the electron’s principal quantum number and x is the magnetic
quantum number. Adapted from [3] [4]
We represent a qubit with bra-ket notation. A value of a qubit can be represented
with linear algebra Thus, a qubit in state 0 is given as: |0〉 =
1
0
 and a qubit in
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state 1 is given as: |1〉 =
0
1

When representing a quantum register (a group of qubits that represent a single
numerical value), we rely on the matrix outer product or tensor product ⊗ in order
to represent a quantum register in matrix notation. The tensor product is shown in
the examples below:
|B0〉〈B1| ≡ |B0〉 ⊗ |B1〉 ≡
ba0
bb0
⊗
ba1
bb1
 ≡

ba0 · ba1
bb0 · ba1
ba0 · bb1
bb0 · bb1

(2.1)
1 0
0 e
π·i
4
⊗
0 1
1 0
 =

0 0 1 0
0 0 0 e
π·i
4
1 0 0 0
0 e
π·i
4 0 0

(2.2)
Thus a n bit register will be represented as a column or row vector with 2n
elements.
2.1.2 Properties of Quantum Computation
Superposition
A classical bit is deterministic. This means that we know with 100% certainty the
value of a given bit operated on by a given classical circuit. The same bit value can
be fed to a given classical circuit repeatedly and we will know with 100% certainty
the value of a given bit after computation each time the circuit is run.
In contrast quantum mechanical systems are strictly probabilistic. The proba-
bilistic nature of quantum mechanical systems has been confirmed both theoreti-
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Figure 2.2: Block sphere. A qubit can assume any value on the surface on the sphere.
The basis states |0〉 and |1〉 lie along the Z axis. Adapted from [5]
.
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cally (Heisenberg uncertainty principal) and experimentally (double slit experiments).
Thus, the value of a qubit is represented as one value from among infinitely many
superpositions of the two system states. The domain of possible superposition states
form a 3 dimensional sphere or Block sphere shown in Figure 2.2. The superposition
state of a qubit can be expressed in terms of linear algebra as:
|A〉 ≡ α|0〉+ β|1〉 ≡ α ·
1
0
+ β ·
0
1
 (2.3)
Where α and β can be any point on the surface of the Bloch sphere (see Figure
2.2). Thus, α and β always satisfy the following equation:
1 = |α|2 + |β|2 (2.4)
Entanglement
Entanglement
Qubits
|ψ〉
f(ψ, ξ)
1
|ξ〉 |0〉
Figure 2.3: Example of quantum entanglement.
Entanglement is a property exclusive to quantum computation. Entanglement
occurs with ensembles (more than two) qubits. Entanglement is shown in Figure
2.3. It is possible to apply a series of quantum gates (explained shortly) so that the
qubits become linked. Thus, their values are now dependent on each other. A unique
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result of entanglement is that information can be obtained about the entangled qubits
without having to measure the entire ensemble. Consider the two qubit example
shown in Figure 2.3. After the qubits are entangled, by measuring one of the qubits
we will immediately know the values on both qubits. In fact, the entangled qubits can
be separated by, theoretically, any arbitrary distance and we would still only need
to measure one of them. This ability to transfer information over theoretically an
infinite distance is an instance of quantum teleportation (see [91] [92]).
Quantum entanglement plays additional fundamental roles in quantum comput-
ing. Most notable is the role of quantum entanglement in executing multiple qubit
quantum gates. When combined with superposition, quantum circuits are able to
simultaneously generate every single possible computation result. Thus a quantum
adder will, at the end of computation, have all possible solutions. Same applies
for a quantum circuit for implementing a search or a scientific computation. The
measurement operation will collapse this continuum into the most probable solution.
Entanglement also makes possible unique quantum circuits like the quantum Fourier
transform (a resource efficient alternate to the discrete Fourier transform that is used
as a fundamental element in quantum algorithms (see [93] [94]). A more formal
discussion of entanglement is beyond this work and can be seen in [95] [57].
Measurement
Quantum machines will most likely work in tandem with classical computing elements
for the foreseeable future. Classical machines cannot support the superposition state
values of qubits. Thus, any qubits must be “read our” of measured before fed into a
classical component. Measurement is an example of a “projective operator”. Thus, a
quantum state |A〉 will be projected to one of a set of observable states (or eigenstates)
|m〉. More formally a quantum state |A〉 can be represented as:
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|A〉 =
∑
M
ci|mi〉 ≡
∑
M
|mi〉〈mi|A〉 (2.5)
Where mi ∈ M is the ith possible observable state |A〉 can assume and ci repre-
sents the probability (P) that the observable state mi will appear after measurement.
More succinctly:
P(|mi〉) = |ci|2 ≡ |〈mi|A〉|2 (2.6)
When |A〉 is fed into a measurement operator λA, |A〉 shown in equation 2.5 is
transformed to:
ΛA(|A〉) = |mi〉 (2.7)
Where mi is associated with the highest probability P . To provide an example,
consider the example of a selective measurement (or filtration). Such an operator
only passes one eigenstate |mi〉 and blocks all others. Let |m1〉 = [0, 1]T and let a
qubit |A〉 = α · |0〉 + β · |1〉 and let Λm1 be a filtration operator that only passes the
observable state m1 and blocks m0. Therefore the operator Λm1 can be expressed as:
λm1(|A〉) ≡ |m1〉〈m1|A〉 ≡
0
1
⊗ [0, 1] ·
α
β
 (2.8)
which is evaluated to
λm1(|A〉) = |m1〉 for all α (2.9)
Additional theoretical discussion of measurement is beyond the scope of this work.
For a more detailed discussion please see [57].
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2.2 The Quantum Gate
Measurement is an example of quantum operator. Gates by definition are quantum
operators since they take a quantum state (or states) as inputs and perform modi-
fications to them. Referring to Figure 2.2, a quantum gate translates a qubit state
from one point on the Bloch sphere to another. Quantum operators (and quantum
gates) possess several distinct properties. Most important is the principal of unitarity
which is defined below:
Unitarity: the time evolution of a quantum system shall be mathematically
represented by unitary operators [96] [97].
A unitary operator U satisfies the following relationship:
U∗ · U = U · U∗ = I (2.10)
Where U∗ is the complex conjugate transpose. An example of the complex con-
jugate transpose is now provided. Given a matrix X where:
X =
 4 1− i
3 + i 7 + i
 (2.11)
Its complex conjugate transpose is found by calculating the transpose and conju-
gate of X. The final result is given as:
X∗ =
 4 3 + i
1− i 7− i
 (2.12)
Equation 2.10 shows that quantum gates are reversible. By extension quantum
circuits will be reversible. Quantum gates are represented as n×n matrices. Quantum
gates can also be represented in a schematic form like in classical computing. While
theoretically any unitary operator can be a quantum gate, practical concerns (such as
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U1
U1 ⊗ U2≡
U2
(a) Gates in Parallel
U1 U2 ≡ U1 · U2
(b) Gates in Cascade
Figure 2.4: How to combine gates in series or parallel arrangements.
fault tolerance and quantum hardware limitations) requires that we confine our focus
to a subset of possible operators. Section 2.2 discusses the quantum gate set used
in this work. Section 2.3 introduces the reader to quantum hardware by providing
examples of how qubits and gates are realized on quantum hardware.
We conclude this section by illustrating how quantum gates acting in parallel or
in cascade are represented. Quantum gates in cascade are combined by the inner
product (dot product) while Quantum gates in parallel are combined with the outer
product (tensor product). Figure 2.4 provides a visual showing how series and parallel
quantum gates are combined. The tensor product is introduced in Section 2.1.1.
2.3 Physical Implementation of Quantum Circuits
So far quantum gates and quantum circuits have been described in terms of reversible
logic gates and quantum gates. These are higher level representations of device level
processes operating on physical qubits. In this Section, an overview of the implemen-
tation of quantum gates, quantum measurement and realization of qubits. We provide
an overview of how qubits, quantum gates and measurement operators look like in
quantum computers based on superconductors and trapped ions. Each technology
will be discussed individually.
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(a) Schematic image of the super-
conductor Harmonic Resonator and
a graphical representation of the en-
ergy quantization. Energy levels are
equidistant.
(b) Schematic image of the Transmon
qubit and a graphical representation
of the energy quantization. Energy
levels are not equidistant.
Figure 2.5: Superconducting qubit examples. Adapted from [6].
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2.3.1 Quantum Computers Based on Superconductors
The Qubit:
Qubits are macroscopic structures (in contrast to the atomic-scale qubit representa-
tions in Figure 2.1 of Section 2.1.1). The qubits along with portions of the readout
and control circuitry are comprised of microwave circuits synthesized from supercon-
ducting materials (see [6] [98] [99] [100]). The qubit itself is a variant of the harmonic
oscillator (see Figure 2.5a). When operating at sufficiently low temperature, the en-
ergy of the harmonic oscillator becomes quantized (see Figure 2.5a) [6] [7] [101]. The
energy levels are at equidistant intervals with spacing ~ ·wc [6] [7]. The temperature
range at which a superconducting harmonic oscillator exhibits quantum behavior is
given in the following equation:
T  ~ · wc
KB
(2.13)
Where KB is Boltzmann’s Constant 1.38 · 10−23 JK and ~ = 1.05 · 10
−34 J · s is the
reduced Planck’s constant.
However, oscillator circuits used as qubits employ non-linear inductive elements
called Josephson junctions (see Figure 2.5b). The reason for using Josephson junctions
is because the spacing between quantized energy levels must be unequal (see Figure
2.5b) [6]. The two lowest energy levels are used to encode binary information [101]
[6]. The circuit topology shown in Figure 2.5b is an instance of the Transmon Qubit
[6]. Other qubit architectures include the Phase Qubit, Cooper Pair Box and the
Radio Frequency Superconducting Quantum Interference Device (or RF-SQUID) [98]
[7] [102] [6].
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Figure 2.6: Schematic example of a phase qubit showing how control circuitry and
measurement circuitry interfaces with the qubit. A Superconducting Quantum Inter-
ference Device (SQUID) composed entirely of Josephon Junctions is used. Adapted
from [7].
The Quantum Gate:
Microwave drive signals are used to implement quantum gates. Both 1 qubit and 2
qubit gates require microwave signals to execute. These signals are applied to control
circuitry (see Figure 2.6 and [7] [99] [103]). The qubit is electrically isolated. The
control signals influences the qubit’s state through capacitive and/or inductive cou-
pling [7] [103] [99]. A generic example of a phase qubit showing how control circuitry
interfaces with the qubit is shown in Figure 2.6. Sufficient control signal strength can
induce state changes and phase gates are realized by altering the phase and/or am-
plitude of the control signal [6] [104]. Two qubit gates require that qubits be allowed
to interact. Additional circuitry between the qubits is used for this purpose (see [102]
[105] [6] [98]). Like the control circuitry, circuitry for signal communication between
qubits is electrically isolated. Interaction between qubit states is achieved through
coupling. The most basic of these circuit’s is a capacitor ([102]), more elaborate cir-
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cuits featuring switching elements have been proposed as well ([98]). The interaction
circuitry facilitates qubit entanglement and when combined with control pulses, gates
such as the CNOT gate are accomplished [105] [103] [6] [104].
The Measurement Operation:
To read a qubit’s state, readout circuitry is required. The readout circuitry is elec-
trically isolated from the qubit. When a read is to take place, the readout circuitry
“detects” the qubit state through capacitive or inductive coupling [7] [98] [99]. Fig-
ure 2.6 shows a generic example of a phase qubit showing circuitry that can be used
for measurement. An asymmetric hysteretic SQUID is used (a Josephson junction
presents a non-linear inductance) in the example shown in Figure 2.6. The collected
signal is then amplified and filtered into usable form [99].
2.3.2 Ion Trap Qubits
The Qubit:
The qubits are individual ions [106] [107]. Ions or ionized isotopes can be used (see
[107] [108] for a listing of candidate ions). Ions of Beryllium, Calcium and Cadmium
have been used as qubits [107] [108] [106] [109]. Each ion is a qubit. To isolate each
ion they are placed in vacuum and suspended in “traps”. Several methods to trap
ions have been presented in the literature (see [107] [110] [8]). Some examples are
now described:
 Paul Trap: Ion is held in place by a rapidly oscillating electric field [110] [8].
 Penning Trap: Ion is held in place by perpendicular electrostatic and magne-
tostatic fields [110] [8].
How the ions are loaded into the traps is beyond the scope of this discussion but
can be seen in [8] [108]. The chosen ions are either cations of Group II elements or
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Figure 2.7: Image showing how a state change of a trapped ion qubit is done with
lasers. Ω1 is the change in electron energy from the first laser pulse and Ω2 is the
energy change from the second laser pulse. δ denotes the energy difference between
the qubit states.
cations of an atom with a valence shell that resembled a Group II element [8]. As a
result, there is one valence electron. The panoply of states this electron can assume
when excited can be used for information encoding. Only two energy levels are needed
for the qubit to encode binary information. Several methods have been proposed
(Zeeman Qubit, Hyperfine Qubit, Optical Qubit, etc.)[8] [107]. In the Optical qubit,
a ground energy state and an excited energy state are used to encode information
[8] [109]. The hyperfine qubit relies on two hyperfine ground state values to encode
information [8] [109]. Hyperfine energy levels are subdivisions of the more familiar
s,p,d or f orbital energy levels that arise as a result of nucleus-electron interactions
[8] [111]. The curious reader should consult [111] for more details about hyperfine
states.
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The Quantum Gate:
Microwave signals or laser pulse sequences are used to execute gates. We will only
consider how lasers are used to execute quantum gates in this discussion as laser exci-
tation is a technique frequently used in the literature (see [106] [110] [107] [112] [113]).
Figure 2.7 shows a generic example of how lasers are used to execute a state change
for a trapped ion qubit. The procedure is sometimes referred to in the literature as a
Raman transition [109] [112] [113]. In a Raman transition, the first laser pulse excites
the valence electron into an excited state. The excited state has higher band gap
energy than the energy level designated to hold the final qubit state (see Figure 2.7
and [8]). The second pulse “cools” the electron (momentum transfer) so that is ends
up in the energy level corresponding to the final qubit state (see Figure 2.7 and [8]).
Phase changes are accomplished by adjusting the phase or frequency of the stimulus
lasers as well as the duration the laser is active [109] [114]. Two qubit gates require
that qubits be allowed to interact. This interaction is achieved with Coulomb forces
and the qubits remain isolated [113] [8] [109]. The laser pulse excitation and the
Coulomb forces impact the quantum state of the individual ions (internal states) as
well as the combined quantum system formed by the combined system of two ions
(motional Fock states) [8] [112]. Thus, entanglement is achieved between the qubits.
With appropriately tuned laser pulses, a two qubit gate is accomplished (see [114]
[115]).
The Measurement Operation:
Figure 2.8 shows an example of how the state of a trapped ion qubit can be measured.
The procedure shown in Figure 2.8 and discussed shortly is used in the literature [8]
[112] [109]. The qubit to be read is first stimulated with a laser of appropriate
frequency so that photon emission from the qubit only occurs when the electron is in
one of the two basis states [8] [109]. Photons emitted are then concentrated and fed
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Figure 2.8: Example image showing how the measurement operation is executed in
an ion trap quantum machine. The ion is stimulated by a laser and emitted photons
are detected by a photo detection device. Adapted from [8].
to a detector (such as a charge coupled device) [8] [109]. Additional circuitry is used
to convert the result of the measurement into usable form.
2.4 Clifford+T Quantum Gates and Fault Toler-
ance
Fault tolerant implementation of quantum circuits is gaining the attention of re-
searchers because physical quantum computers are prone to noise errors [68] [69] [71].
Table 2.1 illustrates how errors are introduced in quantum circuits. In result, reliable
quantum circuits must employ error correcting codes and fault tolerant gate imple-
mentations. The Clifford+T gates have caught the interest of researchers because the
gate set can be made tolerant to noise errors [76] [83] [77]. The Clifford+T gate set is
universal in nature permitting the fault tolerant quantum realization of any function
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Clifford + T Gate Set
Hadamard
Gate H
1√
2
[
1 1
1 −1
]
T Gate
T
[
1 0
0 ei·
π
4
]
Hermitian of
T Gate T †
[
1 0
0 e−i·
π
4
]
Phase Gate
S
[
1 0
0 i
]
Hermitian of
Phase Gate S†
[
1 0
0 −i
]
Not Gate
[
0 1
1 0
]
Feynman
(CNOT) Gate •

1 0 0 0
0 1 0 0
0 0 0 1
0 0 1 0

Figure 2.9: The quantum gate set used in this work.
• T • • T † •
• = T • T † T † •
H T • T • H
Figure 2.10: The Toffoli gate and its fault tolerant Clifford + T gate implementation
[9]. This fault tolerant Clifford+T gate implementation of the Toffoli gate has a
T-count of 7.
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|x〉 • T+ |x〉 |x〉 • |x〉
|y〉 • T+ |y〉 |y〉 • |y〉
|A〉 • T • H S |x · y〉 |x · y〉
(a) The temporary logical-AND gate and its Clifford+T gate implementation. This Clif-
ford+T gate implementation of the temporary logical-AND gate has a T-count of 4. |A〉 is
an ancillae in the state 1√
2
(|0〉+ e
i·π
4 |1〉).
|x〉 • |x〉 |x〉 • |x〉
|y〉 Z |y〉 |y〉 • |y〉
|x · y〉 H • |x · y〉
(b) The uncomputation gate and its Clifford+T gate implementation. This Clifford+T gate
implementation of the uncomputation gate has a T-count of 0.
Figure 2.11: Recently developed gates used in this work. Source: [10] and [11]
Error Sources in Quantum Computers
Coherence Er-
rors
Energy Relaxation: A qubit in state |1〉 decays to state |0〉 at an
exponential rate with time constant T1.
Dephasing: A qubit in a superposition loses the state at an exponen-
tial rate with time constant T2.
Operation Er-
rors
Gate Error: The error from a gate acting on 1 qubit differs from a
gate acting on 2 qubits. Errors can be bit flip errors (|1〉 → |0〉) or
phase flip errors (|1〉 → −|1〉).
State Preparation and Measurement(SPAM): Qubit initializa-
tion error. Qubit initialization error and measurement error are re-
ported together because the qubit must be measured to determine if an
error has occurred
Table 2.1: Sources of error in quantum machines. Source [14] [15] [16] [17]
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of interest [82] [116] [9] [117] [77] [84]. Table 2.9 illustrates the gates that make up
the Clifford+T gate family. Figure 2.10 shows the Clifford+T gate implementation
of the Toffoli gate used in this work.
The fault-tolerance potential of the Clifford+T gate comes with the trade-off of the
high implementation costs of the T gate relative to the Clifford gates. The T gate is
required because the Clifford gates by themselves are not universal [116] [83] [82] [69].
To realize a fault tolerant T gate, high fidelity ancillae set to |A〉 and |Y 〉 (where Y =
1√
2
(|0〉+e i·π2 |1〉) and |A〉 (where A = 1√
2
(|0〉+e i·π4 |1〉)) must be created. The fidelity is
accomplished with one or more rounds of state distillation [73] [74]. According to the
T gate implementations shown in [72] [73] [74], one round of distillation to generate
|A〉 requires at least 15 logical qubits, 15 T gates, 15 measurements and arrays of
CNOT gates (see Figure 2.12). One round of distillation to generate |Y 〉 requires
at least 7 logical qubits, 7 S gates, 7 measurements and arrays of CNOT gates (see
Figure 2.12). Multiple rounds may be needed to achieve needed fidelity. Taking into
the account the overhead from quantum error correcting code implementations (such
as surface codes) illustrates the complete cost of a T gate. In [72], the surface code
implementation shown requires 3600 physical qubits per logical qubit. As a result,
generating a |Y 〉 state will need 25200 qubits and generating a |A〉 state will need
54000 total qubits. Existing quantum computers (such as those shown in [15] [14])
have qubit counts on the order of 10s or hundreds. The high implementation cost of
the T gate has made it the focus of quantum circuit resource cost measures.
2.4.1 Evaluation of Quantum Circuit Performance
In response to the cost overhead of the T gate, T-count and T-depth have become
metrics of interest to evaluate quantum circuit performance [83] [116] [77] [69] [84].
The number of qubits in a quantum circuit is an important measure because existing
machines have a limited number of available qubits [15] [118] [15] [14] [81]. Quantum
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|0〉 H • T
|0〉 H • T
|0〉 T
|0〉 H • T
|0〉 T
|0〉 T
|0〉 T
|0〉 H • T
|0〉 T
|0〉 T
|0〉 T
|0〉 T
|0〉 T
|0〉 T
|0〉 • T
|0〉 H • |A〉
(a) A circuit implementation for synthesizing
a reliable “A” state used to implement the
fault tolerant quantum T gate. If necessary
the T gates can be replaced by instances of
this circuit. Adapted from [74].
|0〉 H • |Y 〉
|0〉 H • S
|0〉 H • S
|0〉 • S
|0〉 H • S
|0〉 S
|0〉 S
|0〉 S
(b) A circuit implementation for synthesizing
a reliable “Y” state used to implement the
fault tolerant quantum T gate. If necessary
the S gates can be replaced by instances of
this circuit. Adapted from [74].
Figure 2.12: Components used in constructing a fault tolerant T gate.
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|A〉 • |A〉
|B〉 • |B〉
|C〉 |A ·B ⊕ C〉
(a) Toffoli Gate
|A〉 • |A〉
|B〉 ×
∣∣A ·B + A · C〉
|C〉 ×
∣∣A ·B + A · C〉
(b) Fredkin Gate
Figure 2.13: Commonly used Reversible logic gates.
circuits do not lose information during computation and all quantum circuits possess
a one-to-one mapping between inputs and outputs vectors. Garbage outputs are
outputs which exists to preserve the one-to-one mapping. Garbage outputs do not
include primary inputs or useful outputs. These qubits must be cleared before they
can be reused which adds to the qubit and gate overhead of a circuit. The method to
perform this garbage disposal is shown in Section 2.9. We now define the quantum
resource cost measures we will use in this work:
 Qubit cost: the total number of qubits required to design the quantum circuit.
 T-count: the total number of T gates used in the quantum circuit.
 T-depth: the maximum number of T gate layers in a quantum circuit.
 Garbage output: the number of outputs that exist solely to preserve circuit
reversibility.
2.4.2 Reversible Logic
As illustrated in Figures 7.1a, 7.1b and 2.10, the Clifford+T gates can be used to real-
ize reversible logic gates such as the Toffoli gate. The Clifford+T gate decomposition
of a reversible logic gate is the quantum equivalent to the transistor decomposition of
a logic gate. Therefore, like in classical circuit design, we can simplify the design pro-
cess by working at a higher level. Figure 2.13 shows additional examples of reversible
logic gates. These gates in turn can be combined to implement higher level functional
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units such as adders, multipliers or image interpolation circuits. Quantum circuits
constructed with these gates must still be reversible in nature. Thus, there will al-
ways exist one-to-one mappings between inputs and outputs and any intermediate
conputational steps will be preserved.
2.5 Basics of Galois Fields
A Galois field (or finite field) can be defined as a residue field A where an element α
is defined as α ∈ 0 ≤ i < p. p is the modulus of the Galois field. To qualify as a finite
field p = prime. A Galois field has a unity element, supports inversion, supports
addition and supports multiplication.
Given a Galois field GF (p), we can define an extended Galois field B of form
(GF (q)) where q = pm and m ∈ N. Values are presented as m digit values with
each digit bi ∈ GF (p). To generate the elements β ∈ B, we make use of a minimal
polynomial f(x). In order for B to be a finite field f(x) must be irreducible. In
this work, we design circuits for arithmetic over binary extension fields. In a binary
extension field p = 2 and the field is of form GF (2m). Each of the m digits assumes
values in GF (2). The generator polynomial f(x) is irreducible over GF (2). All
subsequent references to Galois fields in this work refer to binary extension fields
(GF (2m)) unless explicitly stated otherwise. Additional discussion about finite fields
can be seen in [119] [120].
2.5.1 Galois Field Arithmetic
Galois arithmetic has caught the attention of researchers because of its application in
algorithms in fields such as encryption [29] [47] [21] [18] [121] [22]. As a result, quan-
tum circuits and quantum systems for Galois fields (binary extension fields GF (2m)
and prime fields GF (p) have been proposed) [29] [22] [122]. We only consider arith-
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A • A
B A⊕B
(a) CNOT (Feynman)
Gate
A • A
B • B
C A ·B ⊕ C
(b) Toffoli Gate
Figure 2.14: Gates used in quantum circuits for Galois field arithmetic.
metic for binary extension fields in this Section.
Galois Addition is implemented by bit-wise exclusive-OR (XOR) of the two operands.
The quantum computing equivalent of the XOR gate is the CNOT gate. Figure 2.14
shows the schematic symbol of the CNOT gate.
Multiplication in Galois fields is given by the following equation:
Y = A ·B mod f(x) (2.14)
Where f(x) is the field basis and A,B ∈ GF (2m).
Several techniques have been proposed in the literature to implement Galois mul-
tiplication (see [47] [21] [123] [124]). A straightforward approach is to implement the
following two step algorithm:
 Step 1: Calculate all partial products with the AND operation.
 Step 2: Combine partial products via addition.
In quantum computing, the AND operation can be implemented with the Toffoli
gate (see Figure 2.14). All arithmetic is assumed to be modulo the feild basis.
Multiplication has been shown to be the most costly of the basic arithmetic func-
tions for Galois feilds. Squaring is a special case of multiplication where both operands
are the same. Squaring a Galois feild element A means calculating the following equa-
tion:
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A2 =
m−1∑
i=0
αi · x2·i mod f(x) (2.15)
Where m is the order of the field basis f(x) and A ∈ GF (2m).
It has been shown in the literature that squaring can be done at significantly re-
duced cost compared to multiplication (see [18] [124]). In [18], the squaring operation
only requires CNOT gates.
An application of the squaring operation is in exponentiation where it is combined
with multiplication. Certain exponents such as
Thus, my replacing multiplication circuits with squaring circuits, overall resource
cost may be reduced. In this work, we implementing a quantum circuit that calculates
the following exponent Y :
Y = A2
m−2 mod f(x) (2.16)
Where m is the order of the field basis f(x) and A ∈ GF (2m). Equation 2.16
is of interest because for 2m − 2 prime, A2n−2 ≡ A−1 (Fermat Little Theorem).
Thus, equation 2.16 is an implementation of the Galois field inversion operation [125].
Inversion is an important operation in elliptical curve cryptography and cryptanalysis
[124] [126] [18].
2.6 Shift and Add Multiplication Algorithm
Algorithms for the multiplication of integers in hardware have drawn the interest of
researchers. Researchers have developed many multiplication algorithms such as shift
and add, Booth’s algorithm and Karatsuba’s algorithm. In this work, we present a
quantum implementation of the shift and add multiplication algorithm optimized for
T-count.
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Consider the multiplication of two n bit numbers a and b. At the end of com-
putation, the shift and add multiplication algorithm returns the product p of the
multiplication of the two numbers a and b. The shift and add multiplication algo-
rithm is shown in Figure 2.15. The shift and add algorithm is a well established
technique to perform multiplication [127] [1].
Shift and Add Multiplication Algorithm
Function Shift-and-Add(a, b)
//Takes 2n bit values a and b as input.
//Returns the product as an 2 · n bit number P .
1 P = 02·n; // Where 02·n are 2 · n zeros.
2
3 For i = 0 to n− 1
4 For j = 0 to n− 1
5 X = aj ∧ bi)
6 // Where ∧ is the
7 // logical AND operation.
8 End
9 P = P +X · 2i
10 End
11
12 Return P
Figure 2.15: The shift and add multiplication algorithm.
2.7 Non-restoring Division Algorithm
Algorithms for the division of integers in hardware have drawn the interest of re-
searchers. Researchers have developed many division algorithms such as non-restoring
division and SRT division. The non-restoring division algorithm is illustrated by the
Algorithm shown in Figure 2.16. The non-restoring division algorithm is a well es-
tablished technique to perform division [128] [129].
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Non-Restoring Division Algorithm
Function Non-Restoring(a, b)
Requirements: a and b are positive and 2’s complement.
//Takes 2n bit values a and b as input.
//Returns the quotient as an n bit number Q and
//the remainder from the division as an n− 1 bit
//number R.
1 R = 0n−1; // Where 0n−1 are n− 1 zeros.
2 Q = 0n−1an−1; // Where 0
n−1 are n− 1 zeros.
3 // Q’s least significant bit has the value an−1
4 // an−1 is the most significant bit of a.
5 Q = Q− b
6
7 For i = 1 to n− 1
8 Qn−i = Qn−i
9 Y = Qn−1−i · · ·Q0Rn−2 · · ·Rn−1−i
10 // Where Qn−1−i is the most
11 // significant bit of Y .
12 If (Qn−i = 0)
13 Y = Y + b
14 Else
15 Y = Y − b
16 End
17 End
18
19 If (R < 0)
20 R = R + b
21 End
22 Q0 = Q0
23 Return Q,R
Figure 2.16: The non-restoring division algorithm.
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2.8 Non-restoring Square Root Algorithm
Calculating the square root has applications in several computing applications (see
[36] [30] [130]) and as a result both approximate and exact methods to calculate the
root have been proposed (such as the non-restoring square root algorithm or Newton’s
method approximation). The proposed quantum square root circuit calculates the
square root by implementing the non-restoring square root algorithm. The non-
restoring square root algorithm in Figure 2.17 has been shown to be correct through
produced implementations such as [131] [46] and [12]. A specific example illustrating
how the square root is calculated is shown after Figure 2.17.
2.8.1 Example of the Non-Restoring Square Root Algorithm
We now show how Algorithm 1 can be used to calculate the square root with the
following example: We shall calculate the square root of a = 26. a = 26 must be
represented as a positive binary number in 2′s complement (a = 011010). The square
root of 26 is 5 with a remainder of 1. At the end of computation, The remainder
R = 1 and F4 through F2 of F will equal 5 (the root is shown as Y in this example
to underscore that the proposed design is generic and can calculate the square root
for any value a).
R F Operations
000001 000001 Assign R = 04a5a4 and F = 0
401. Where 04 are 4 zeros.
a5 is the most significant bit of a.
000000 000001 Calculate R = R− F
000010 000101 i = 2 and R ≥ 0 so Y2 = 1
Assign R = 00R1R0a3a2 and F = 0
3Y201. Where 0
3 are 3 zeros.
Locations R1R0 in R are shifted and reused.
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111101 000101 Calculate R = R− F
110110 001011 i = 1 and R < 0 so Y1 = 0
Assign R = R3R2R1R0a1a0 and F = 00Y2Y111
Locations R3 through R0 in R are shifted and reused.
000001 001011 Calculate R = R + F
000001 010101 R ≥ 0 so Y0 = 1
Assign F = 0Y2Y1Y001
000001 010101 Return F and R
As expected R = 000001 which is the binary representation of the remainder 1. Bit
positions F4 through F2 of F contain the values 101 which is the binary representation
of the number 5 (the calculated square root value of 26).
2.9 Methodology to Remove Garbage Outputs from
Quantum Circuit Designs
To dispose of garbage outputs, we make use of the methodology presented in [66] [59].
We illustrate how garbage outputs are removed with the following example:
Consider a quantum circuit that multiplies two n bit numbers stored in quantum
registers |A〉 and |B〉. At the end of computation, the values in quantum registers |A〉
and |B〉 are unchanged. The product of |A〉 and |B〉 is stored in a quantum register
|P 〉 initialized to 0. This circuit also produces garbage outputs stored in quantum
register |G〉 initialized to 0.
To dispose of the garbage outputs, we apply the logical reverse of the multiplier
to quantum registers |A〉, |B〉, |P 〉 and |G〉. To preserve the product, the contents
of quantum register |P 〉 is copied to another quantum register (|Y 〉) initialized to
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Non-restoring square root algorithm
Requirements: a must be a positive binary value in 2′s complement of even bit length n
Input: a. a is incrementally loaded into R starting from the most significant bit.
Outputs:
√
a and the remainder from calculating
√
a. The
√
a is an n
2
bit value in F .
We will use the variable Y to represent the
√
a. R will have the n bit remainder.
1 Function Non-Restoring(a)
2 R = 0n−2an−1an−2 //where 0
n−2 are n− 2 zeros. an−1 is the most significant bit of a.
3 F = 0n−201 //where 0n−2 are n− 2 zeros.
4 R = R− F
5
6 For i = n
2
− 1 to 1
7 If(R < 0)
8 Yi = 0
9 R = 02·i−2Rn−1−2·i · · ·R0a2·i−1a2·i−2 //where 02·i−2 are 2 · i− 2 zeros.
10 //Values Rn−1−2·i through R0 of R are shifted and reused.
11 F = 0i+
n
2
−2Yn
2
−1Yn
2
−2 · · ·Yi+1Yi11 //where 0i+
n
2
−2 are i+ n
2
− 2 zeros.
12 //Yn
2
−1 is the most significant bit of Y .
13 R = R + F
14 Else
15 Yi = 1
16 R = 02·i−2Rn−1−2·i · · ·R0a2·i−1a2·i−2 //where 02·i−2 are 2 · i− 2 zeros.
17 //Values Rn−1−2·i through R0 of R are shifted and reused.
18 F = 0i+
n
2
−2Yn
2
−1Yn
2
−2 · · ·Yi+1Yi01 //where 0i+
n
2
−2 are i+ n
2
− 2 zeros.
19 //Yn
2
−1 is the most significant bit of Y .
20 R = R− F
21 End
22 End
23
24 If(R < 0)
25 Y0 = 0
26 F = 0
n
2
−2Yn
2
−1Yn
2
−2 · · ·Y1Y001 //where 0
n
2
−2 are n
2
− 2 zeros.
27 //Yn
2
−1 is the most significant bit of Y .
28 R = R + F
29 Else
30 Y0 = 1
31 F = 0
n
2
−2Yn
2
−1Yn
2
−2 · · ·Y1Y001 //where 0
n
2
−2 are n
2
− 2 zeros.
32 //Yn
2
−1 is the most significant bit of Y .
33 End
34 Return: R,F ;
Figure 2.17: The non-restoring square root algorithm. The algorithm has been
adapted from the presentation shown in [12].
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|A〉
U
|A〉
|B〉 |B〉
|G〉 Garbage
|P 〉 |A ·B〉
(a) After Step 1
|A〉
U
|A〉
|B〉 |B〉
|G〉 Garbage
|P 〉 • |A ·B〉
|Y 〉 |A ·B〉
(b) After Step 2
|A〉
U U−1
|A〉
|B〉 |B〉
|G〉 |G〉
|P 〉 • |P 〉
|Y 〉 |A ·B〉
(c) After Step 3
Figure 2.18: Generation of garbageless quantum multiplication circuit: steps 1-3.
0. Thus, at the end of computation, quantum registers |A〉 and |B〉 will keep their
original values. The quantum registers |P 〉 and |G〉 will both be restored to the value
0. The trade-offs for the removal of the garbage output are an increase in T-count by
at least two and an additional 2 · n qubits.
The steps of the methodology to dispose of garbage outputs is shown below. The
steps can be applied to any quantum circuit that produces garbage output. An
illustrative example of the methodology for the example of a multiplication circuit
with garbage outputs is also shown in Figure 2.18. The multiplication circuit and its
logical reverse are labeled as “U” and “U−1” respectively in Figure 2.18.
 Step 1: At quantum registers |A〉, |B〉, |P 〉 and |G〉 apply the quantum multipli-
cation circuit such that the registers |A〉 and |B〉 will maintain the same value,
location |P 〉 will hold the product and location |G〉 will contain the garbage
outputs.
 Step 2: For i = 0 : 1 : 2 · n− 1
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At locations |Pi〉 and |Yi〉 apply a CNOT gate such that the location |Pi〉 is
unchanged while location |Yi〉 is transformed to the value in location |Pi〉.
 Step 3: At quantum registers |A〉, |B〉, |P 〉 and |G〉 apply the logical reverse
quantum the multiplication circuit such that the registers |A〉 and |B〉 will
maintain the same value, locations |P 〉 and |G〉 will each be restored to the
value 0.
2.10 Novel Enhanced Quantum Representation
(NEQR) for Quantum Image Processing
To work with images a quantum representation of the image must be created. Like
in classical computing, quantum representations for color and greyscale images have
been proposed (see [132] [133] [134]). In this work, we will work with the Novel
Enhanced Quantum Representation (NEQR) image format. NEQR is an encoding
methodology for greyscale images and is discussed in detail in [135]. The NEQR
representation for an image pixel is shown in expression 2.17:
|Y 〉|X〉|C〉 (2.17)
Where |Y 〉 and |X〉 contain the x and y coordinates of the pixel. |C〉 contains the
greyscale color value of the pixel.
In [135] [136] Quantum registers |Y 〉, |X〉 and |C〉 are not the same size (although
the pixel coordinate registers |Y 〉 and |X〉 were reported identical in size). NEQR
has caught the interest of researchers because image color information is represented
as a multi-qubit value [135]. Also, works such as [135] report that NEQR encoding
results in image preparation and improved color measurement accuracy compared to
existing encoding methodologies.
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2.11 Related Work
In this Section, the existing work in quantum circuit design for Galois and integer
arithmetic is discussed. Discussion will be limited to the arithmetic operations ad-
dressed in this work. Each arithmetic operation will be discussed individually.
2.11.1 Quantum Circuits for Squaring of Galois Values
Squaring is a special case of multiplications where both operands are the same. Galois
field multiplication in general receives significant research interest because (i) Galois
multiplication is resource intensive and (ii) multiplication is used as a building block
in circuits for important operations such as inversion [124] [137] [18]. Squaring is
an operation of interest because it has been demonstrated to require fewer resources
than general multiplication [124].
Existing designs of quantum circuits for Galois field squaring such as the designs
in [18] illustrate that circuits for Galois squaring also benefit from reduced resource
costs compared to quantum circuits for Galois multiplication (see [21] and [47]). The
design of circuits for Galois field squaring is at an initial stage with the design in [18]
being, to the best of our knowledge, the only work to address the design of circuits
for Galois squaring. The circuits in [18] are 2 input and 2 output designs with the
mapping (A,B) to (A,A2 + B). To implement A2, B = 0. While a valid design, the
implementation of A2 on ancillae means increased qubit and garbage output costs for
operations that require repeated squaring such as exponentiation.
2.11.2 Quantum Circuit for Exponentiation of Galois Values
Galois field exponentiation is a basic operation that has caught the interest of re-
searchers (see [126] [124] [137] [138]). This interest is in part because exponentiation
can be used to realize additional Galois operations such as inversion. Operations
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relevant to applications in elliptic curve cryptography or cryptanalysis use inversion
as a building block [125] [124] [18] [138]. Quantum circuits for exponentiation has
caught the attention of researchers (see [122], [22] and [41]) because algorithms such
as Shor’s factoring algorithm requires the exponentiation operation [121]. However,
these exponentiation circuits are designed to calculate exponentiation modulo a prime
field where the modulus p 6= 2. To the best of our knowledge, this work is the first to
consider the problem of exponentiation over binary extension fields.
2.11.3 Quantum Integer Multiplication Circuit
The design of quantum circuits for multiplication has caught the attention of re-
searchers. Table 2.3 summarizes the design details of existing quantum integer mul-
tiplication circuits. Works such as [139] [60] [140] [141], while built from reversible
gates, have prohibitively high garbage output costs. As a result, these designs are
unsuitable for quantum computation. Several works (such as [45] and [142]) present
multiplication circuits that are designed to operate on quantum Fourier transform
(QFT) representations of values to be multiplied. While (i) generates no garbage
output and (ii) targeted for quantum computation, these circuits rely on quantum
gates that cannot be exactly synthesized with Clifford+T gates. To implement the
multipliers in [45] and [142] with Clifford+T quantum gates, approximate imple-
mentations for the logic gates in the multipliers are used (see [143] [144]). These
implementations have high T-count. For example, in [143], the most T gate efficient
approximations for each gate used in the multipliers bin [45] and [142] is at least 36.
T-count has been shown to increase proportional to approximation accuracy [143].
Quantum integer multiplication circuits presented in papers [19], [20], [1] and [145]
offer relatively low cost alternatives to the circuits discussed thus far. These circuits
have lower costs because (i) all logic gates used have exact, efficient Clifford+T gate
implementations (or are themselves Clifford+T gates), (ii) produce reduced garbage
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output (or none as is achieved in [1]) and (iii) incorporate low cost functional blocks
(such as in [1]. where a low cost conditional addition circuit based on the design
presented in [44] is used to implement multiplication). These circuits implement
either the shift and add multiplication algorithm or a two-step algorithm: (i) create
all partial products and (ii) combine all partial products with adders. The design in
[19] and [20] distinguish themselves from the works in [1] and [145] by focusing on
depth. These works reduce depth through measures such as (i) parallel partial product
synthesis or (ii) quantum circuit equivalents of adder trees. The trade off of any depth
savings are increased qubit costs and garbage outputs. The designs in [1] and [145]
offer implementations that generate no garbage outputs and reduced qubit costs.
These works rely on repeated conditional additions to implement multiplication. The
trade off for the qubit savings is an increase in overall circuit depth. While the
existing designs show promise in terms of depth, qubit cost or T-count, these integer
multipliers still have significant T gate and qubit overhead that can be eliminated.
43
Table 2.3: Summary of existing quantum multipliers
Work Lidia et al.
[45]
Picca et al.
[142]
Lin et al. [1] Jayashree et
al. [145]
Babu et al. [19] Kotiyal et al. [20]
Algorithm Shift and add Extended
sum
Add and ro-
tate
Shift and add 2 step algorithm 2 step algorithm
Modules QFT, condi-
tional adders
QFT, IQFT,
adder
Conditional
adder, swap
gates
Conditional
adder, swap
gates
Partial product
circuit, adder
tree
Partial product
circuit, adder
tree
Quantum
gates
Hadamard
gate, con-
trolled phase
gates
Hadamard
gate, con-
trolled phase
gates
CNOT, Tof-
foli gate,
Fredkin gate
CNOT, Tof-
foli gate
CNOT, square
root of CNOT
gate
CNOT, Toffoli
gate, Peres gate
Qubit cost O(n) NA O(n) O(n) NA ≈ O(n2)
T-count O(n3) NA O(n2) O(n2) O(n2) ≈ O(n2)
Table entries are marked NA where a closed-form expression is not
available for the design by Babu or Picca et al.
* QFT is the Quantum Fourier Transform and IQFT is the Inverse
Quantum Fourier Transform.
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2.11.4 Quantum Integer Division Circuit
The design of quantum circuits for division has caught the attention of researchers.
Works (such as [146], [147], [148], [149], [150], [151], [61] and [62]) present division
circuits explicitly for quantum computers or are based on gates that could be imple-
mented on a quantum machine. Works such as [149], [150], [151], [61] and [62] present
circuits that cannot be implemented on a quantum machine, despite being composed
with reversible logic gates, because the designs include functional blocks that have
feedback. Feedback destroys information and is an irreversible operation. Designs
such as [146], [147] and [148] present dividers that can be implemented on quantum
machines. The design in [146] implements the restoring division algorithm while the
designs shown in [147] execute the non-restoring division algorithm. The recent work
in [148] uses a novel division algorithm. The design in [146] is designed to work with
inputs operated on by the Quantum Fourier Transform (QFT). A drawback of the di-
vider in [146] is that it is based on logic gates that do not have exact Clifford+T gate
representations. Thus, they must be approximated as has been demonstrated in [143]
[144] [152]). These approximations have high T-counts (minimum per gate T-count
of 36 has been reported in [143]) which means the divider will have a high T gate
overhead. The quantum division circuit presented in [148] also suffers from T gate
overhead despite being implemented from T gate efficient gates. The reason for the
high cost comes form the circuit implementation of the algorithm presented in [148].
In contrast, the designs presented in [147] are division circuits with significantly lower
T gate costs compared to the division circuits in [146] or [148]. However, despite the
clear cost savings compared to existing alternatives, the dividers presented in [147]
generate significant garbage output. The cost of removing these garbage outputs is
not included in the cost computations reported in [147]. As a result, these dividers
too have significant T gate and qubit overhead that can be eliminated.
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2.11.5 Quantum Integer Square Root Circuit
The design of quantum circuits for calculating the square root is at an initial stage.
Preliminary works for the computation of the square root have been proposed. A
Newton approximation algorithm with accompanying circuit implementation is pre-
sented in [130]. The circuit implementation suffers from prohibitively high resource
costs. The proposed square root circuit in [130] requires 5 · dlog2(b)e multiplications
and 3 · dlog2(b)e additions (where b is the number of bits of accuracy in the solution
and b ≥ 4). Each functional block has an associated T-count (reported multipliers
have O(n2) T-count (see [145]) and reported adders have T-count of order O(n) (see
[145])). As a result, as b increases, the work presented in [130] will have a prohibitively
high T-count. Exact computations of the square root are illustrated in [131] and [46].
Both works present implementations of the non-restoring square root algorithm [131]
[46]. These circuits calculate
√
a = U + R where U is the computed root and R is
the remainder from computation [131] [46]. Computation of the root is done with
arrays consisting of rows of conditional subtracters or conditional adder subtracter
circuits [131] [46]. A bit of the square root U is generated from each row of the array.
The remainder R is produced at the end of computation. The square root circuits
presented in [131] and [46] enjoy reduced gate cost compared to the circuit in [130]
but generate garbage outputs. The additional qubit and gate costs to remove these
outputs are not reported. To have a practical quantum circuit for the square root,
the qubit and T-count overhead reported in the existing work needs to be eliminated.
2.11.6 Circuits for Bilinear Interpolation
The design of quantum circuits for image processing operations have been presented
in the literature (see [136] [64] [2] [153] [43]). These presented circuits are designed
to operate on quantum representation of images such as the Flexible Representation
of Quantum Images (FRQI) [154], the Novel Enhanced Quantum Representation
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(NEQR) [135] and the NCQI quantum image representation [153]. The image oper-
ations addressed in the literature include the interpolation of an image. Preliminary
work on designing interpolation circuits for NEQR images is in [136]. The bilinear
interpolation quantum circuits incorporate quantum circuits for subtraction, addi-
tion, multiplication and division. A quantum oracle based scheme for pixel color
information retrieval is also shown in [136]. While an interesting design, the bilinear
interpolation circuit in [136] suffers from a significant T gate overhead because the
building blocks have high T gate cost. Further, the arithmetic building blocks used
in [136] generate garbage outputs which add additional costs. To have a practical
quantum circuit for the bilinear interpolation of NEQR encoded images, the T gate
cost of a given circuit needs to be low.
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Chapter 3
Design of Quantum Circuits for
Galois Field Squaring and
Exponentiation
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Figure 3.1: Generation of quantum Galois field squaring circuit for the field with basis f(x) = x10 + x3 + 1: Steps 1-3.
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Quantum circuits for Galois field arithmetic are used in quantum circuits for
cryptography applications such as cryptanalysis (see [126] [21] [124] and [31]). Galois
circuits for operations such as addition, multiplication, squaring and exponentiation
are required in these applications (see [124] and [31]). Multiplication is an expensive
operation as noted in [47] [126]. Squaring is a special case of multiplication where
the two inputs are the same. As a result, the resource costs of Galois squaring is
significantly less than Galois multiplier (as shown in [124] [18]). Squaring and multi-
plication are basic operations that are used to realize more complex Galois operations
such as Galois inversion and elliptic curve point addition (operation used in ellipti-
cal curve cryptography) [18] [126]. In this Chapter, we propose quantum circuits
for Galois field squaring and Galois field exponentiation. The Galois exponentiation
circuit shown calculates A2
m−2 mod f(x) ≡ A−1 mod f(x) (Galois inversion). The
proposed squaring circuit and proposed exponentiation circuit enjoy lower gate count
and qubit cost compared to existing works. The proposed squaring circuit also has
reduced depth compared to existing work. The proposed squaring circuit is based
on CNOT gates which can be made fault tolerant with error correcting codes. The
CNOT gate is a member of the Clifford+T gate set. By reducing the overall qubit
cost, the proposed quantum Galois squaring circuit and proposed Galois exponentia-
tion circuit could be implemented as quantum computers with increased qubit counts
become available. The proposed Galois squaring circuit is compared to existing work
and has a lower depth, quantum gate cost and qubit cost compared to existing works.
The Galois exponentiation circuit design proposed in this work is, to the best of our
knowledge, the first such circuit proposed in the literature. We do show that overall
cost of the proposed exponentiation circuit is reduced when our squaring circuit is
used.
This Chapter is organized as follows: Section 3.1 contains the design of the Galois
squaring circuit. The steps of the design methodology, a formal proof of correctness
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and the comparison against the existing work are shown in Section 3.1. Section 3.2
discusses the proposed Galois exponentiation circuit. The steps of the proposed design
methodology appear in Section, correctness is proven mathematically and the cost
savings gained when the proposed squaring circuit is used is illustrated in Section 3.2.
3.1 Proposed Galois Field Quantum Squaring De-
sign Methodology
The proposed quantum Galois field squaring circuit is designed to have lower depth,
qubit and quantum gate costs compared to existing work. To the best of our knowl-
edge, this work is the first to seek to reduce circuit depth. For a given Galois field
defined by basis polynomial f(x), the circuits shown calculate Y = A2 mod f(x).
Consider the squaring of an n bit field number A stored in quantum register |A〉.
At the end of computation, |A〉 will have the result of computation |Y 〉. The proposed
design methodology is generic and can realize a squaring circuit for any Galois field of
interest. The proposed design methodology is shown below along with an illustrative
example in figure 3.1. The squaring circuit depicted in 3.1 is designed for a field with
basis polynomial f(x) = x10 + x3 + 1.
3.1.1 Steps of Proposed Design Methodology
 Step 1: Step 1 has the following two sub-steps.
– Sub-step 1: For i = 0 : 1 : n − 1: Evaluate the following for each bit
Ai ∈ A:
Ai · x2·i mod f(x) (3.1)
– Sub-step 2: If equation 3.1 equals Ai · x2·i, then at the end of computation
the value at qubit |Ai〉 = Y2·i.
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Otherwise, equation 3.1 equals the following polynomial:
Bn−1 · xn−1 +Bn−2 · xn−2 + · · ·+B1 · x+B0 (3.2)
Where each coefficient Bj ∈ 0, 1 and 0 ≤ j ≤ n− 1.
Provided Bj = 1 and |Ai〉 6= Yj (where 0 ≤ i ≤ n− 1), then |Ai〉 = Yj.
A consequence of Step 1, is that the bits in Y will be out-of-order on |A〉.
However, no ancillae will be required to implement Y = A2 mod f(x).
 Step 2: We use a nested loop in this Step. For i = dn−1
2
e : 1 : n − 1 and For
k = 0 : 1 : n− 1:
This Step has the following two sub-steps:
– Sub-step 1: Calculate 3.2 for qubit |Ai〉. The result will contain coefficients
Bk ∈ 0, 1 for 0 ≤ k ≤ n− 1.
– Sub-step 2: If, at the end of computation, |Ai〉 6= Yk and Bk = 1, then a
CNOT gate will be placed as follows:
* The control input is applied to register location |Ai〉. |Ai〉 is un-
changed.
* Input target is applied to register location Aj in |A〉 that will have the
value Yk after computation. |Aj〉 now has the value Aj ⊕ Ai.
 Step 3: This Step has the following three sub-steps:
– Sub-step 1: select a gate as a reference gate
– Sub-step 2: If a gate shares a qubit with reference gate, move it to the end
of the circuit
– Sub-step 3: If more than 1 gate is moved then repeat Steps 1 and 2 with
only the moved gates
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3.1.2 Proof of Correctness
Theorem: Let A be a n bit binary number and A ∈ GF (2n), then the steps in
the proposed Galois field squaring circuit design methodology results in a quantum
Galois field squaring circuit that functions correctly. The proposed algorithm designs
an n bit Galois field squaring circuit that produces the output A2 on the quantum
register where A is originally stored.
Proof: The proposed algorithm will make the following changes on the input:
 Step 1: Step 1 of the proposed algorithm transforms the input states to
∣∣∣∣∣∣
bn−1
2
c∑
i=0
Ai · x2·i mod f(x)
〉
(3.3)
Where f(x) is the field basis.
 Step 2: CNOT gates are applied during this Step. Thus, the input states are
transformed to
∣∣∣∣∣
n−1∑
i=0
Ai · x2·i mod f(x)
〉
(3.4)
Where f(x) is the field basis.
 Step 3: Step 3 of the proposed algorithm does not perform any new transfor-
mations on the input states.
Thus, the proposed algorithm will produce A2 on the quantum register where A
was stored originally. This proves the correctness of the proposed quantum Galois
field squaring algorithm.
53
3.1.3 Quantum Gate and Qubit Cost Analysis
The total quantum gate and qubit cost of the proposed squaring circuits is performed
by calculating the quantum gate or qubit cost for each step of the proposed design
methodology. In this work, quantum gate cost is determined by summing the number
of Clifford+T gates in the circuit. Each Clifford+T gate’s cost is 1.
Qubit Cost Analysis
 Step 1 has a qubit cost of n.
 Step 2 and Step 3 do not add to the qubit cost.
Quantum Gate Cost Analysis
 Step 1 does not use quantum gates.
 Step 2 requires X CNOT gates (where X depends on the basis f(x)). The
maximum possible number of CNOT gates is determined as follows:
– Step 1: For dn−1
2
e ≤ i ≤ n− 1:
Calculate Zi = Ai · x2·i mod f(x)
– Step 2: For dn−1
2
e ≤ i ≤ n− 1
Sum the total of coefficients equal to 1 in Zi.
 Step 3 does not use quantum gates.
Thus, the total qubit cost of the proposed Galois field squaring circuits is n. The
total quantum gate cost will vary. However, as shown in Section 3.1.3 the proposed
design methodology generates squaring circuits that require fewer gates than the
existing work.
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Table 3.1: Comparison of the quantum circuits generated by the proposed Galois field
squaring algorithm against the circuits in paper [18] for several field basis.
Quantum Squaring Circuit Performance Comparisons
Qubits Gates Depth
Field proposed 1 % Imp. proposed 1 % Imp. proposed 1
Size w.r.t 1 w.r.t 1
x10 + x3 + 1 10 20 50.00 6 16 62.50 2 4
x15 + x+ 1 15 30 50.00 7 22 68.18 1 2
x20 + x3 + 1 20 40 50.00 11 31 64.52 2 4
x50 + x4 + x3 + x2 + 1 50 100 50.00 79 129 38.76 6 NA
x64 + x4 + x3 + x+ 1 64 128 50.00 101 165 38.79 7 NA
x100 + x8 + x7 + x2 + 1 100 200 50.00 164 264 37.88 8 NA
x127 + x+ 1 127 254 50.00 63 190 66.84 1 2
x256 + x10 + x5 + x2 + 1 256 512 50.00 396 652 39.26 6 NA
x512 + x8 + x5 + x2 + 1 512 1024 50.00 779 1291 39.66 8 NA
* 1 is the design in [18]. Table entries are marked NA where data is not available for the design in [18].
Cost Comparison
Table 3.1 illustrate the comparison between our proposed Galois field squaring circuits
with those in [18] for several representative Galois fields. The quantum gate cost,
qubit cost and depth are used for comparison. Table 3.1 shows that the quantum
the proposed design methodology generates Galois field squaring circuits that save
resources compared to existing designs in [18] in terms of quantum gate cost, qubit
cost and depth. In [18], circuit depth was reported only for Galois fields defined by
irreducible trinomials.
From table 3.1 the proposed design methodology achieves 50.00% improvement
in terms of qubits along with improvement ratios ranging from 37.88% to 68.18%
compared to the design in [18] in terms of qubit cost and quantum gate cost. For
reported depth values from [18], the proposed methodology produces circuits with
half the depth of those in [18].
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A K A2
(a) Proposed quantum Galois field
squaring circuit
A2 K−1 A
(b) Logical reverse of proposed quan-
tum Galois field squaring circuit
A • A
B • B
0 U A ·B
(c) Quantum Galois field multiplica-
tion circuit
A • A
B • B
A ·B U−1 0
(d) Logical reverse of quantum Galois
field multiplication circuit
Figure 3.2: Graphical representation of components used in proposed quantum Galois
field exponentiation circuits.
3.2 Proposed Galois Field Exponentiation Design
Methodology
The proposed quantum Galois field exponentiation circuits is garbage-less and de-
signed to reduce qubit cost. By incorporating the squaring circuits from the design
methodology proposed in Section 3.1, the proposed quantum Galois field exponentia-
tion circuits enjoy reduced gate costs. Figure 3.2 shows the graphical representation
of components used in the proposed Galois field exponentiation circuit. Components
include a proposed quantum Galois field squaring circuit and its logical reverse along
with an existing quantum Galois field multiplication circuit (see [21] [47]) and its log-
ical reverse. Existing quantum Galois field multiplication circuits are 3 input and 3
output quantum circuits with the mapping A,B,C to A,B,A ·B+C. To implement
A · B, C is replaced by an ancillae set to 0. The logical reverse of the multiplier has
the mapping A,B,A · B + C to A,B,C. The amount and locations of the building
blocks in a Galois exponentiation circuit will depend on the exponentiation to be
computed. In this work, we will show the design methodology to implement a quan-
tum circuit to compute A2
m−2 mod f(x). We consider A2
m−2 mod f(x) because
A2
m−2 mod f(x) ≡ A−1 mod f(x). Galois inversion is an important operation in
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cryptanalysis [125] [124] [18] [138].
Consider the exponentiation of an n bit field element a stored at quantum register
|A〉. Further consider a vector of n− 1 quantum registers |B〉. Each register |B[i]〉 ∈
|B〉 (where 0 ≤ i ≤ n − 2) has a width of n ancillae. At the end of computation,
quantum register |B[n− 2]〉 will have the result of computation while the quantum
register |A〉 keeps the feild element a. Lastly the quantum registers |B[0]〉 through
|B[n− 3]〉 (|B[0 : n− 3]〉) are restored to their original values.
The design methodology to designing the proposed quantum Galois field exponen-
tiation circuit is discussed below along with an example in Figure 3.3. The method-
ology is generic and can implement an exponentiation circuit for any Galois field of
interest.
Figure 3.3: Circuit generation of Galois field exponentiation of an n bit field value:
Steps 1-2.
3.2.1 Steps of the Design Methodology
 Step 1 has the following three sub-steps
– Sub-step 1: Apply a proposed quantum Galois fields squaring circuit to
register |A〉.
– Sub-step 2: For i = 0 : 1 : n:
Apply a CNOT gate to locations |Ai〉, |B[0]i〉 such that |Ai〉 is unchanged
and |B[0]i〉 = |Ai〉.
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– Sub-step 3: Step 3 has the following two sub-steps. For i = 2 : 1 : n− 1:
* Sub-sub-step 1: Apply a proposed quantum Galois fields squaring cir-
cuit to register |A〉.
* Sub-sub-step 2: Apply a quantum Galois field multiplication circuit
to registers |A〉, |B[i− 2]〉 and |B[i− 1]〉 so that |A〉 and |B[i− 2]〉 are
unchanged and |B[i− 1]〉 will have the product.
The quantum Galois field exponentiation circuit for an n bit Galois field after
this Step is shown in Figure 3.3.
 Step 2 has the following four sub-steps
– Sub-step 1: This Step has the following two sub-steps. For i = n−2 : −1 :
2:
* Sub-sub-step 1: Apply the logical reverse of the proposed quantum
Galois fields squaring circuit to register |A〉.
* Sub-sub-step 2: Apply the logical reverse of a quantum Galois field
multiplication circuit to registers |A〉, |B[i− 2]〉 and |B[i− 1]〉 so that
|A〉 and |B[i− 2]〉 are unchanged and |B[i− 1]〉 will have the result of
computation.
– Sub-step 2: Apply the logical reverse of the proposed quantum Galois fields
squaring circuit to register |A〉.
– Sub-step 3: For i = 0 : 1 : n:
Apply a CNOT gate to locations |Ai〉, |B[0]i〉 such that |Ai〉 is unchanged
and |B[0]i〉 = |Ai〉.
– Sub-step 4: Apply the logical reverse of the proposed quantum Galois fields
squaring circuit to register |A〉.
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The quantum Galois field exponentiation circuit for an n bit Galois field after
this Step is shown in Figure 3.3.
3.2.2 Proof of Correctness
Theorem: Let a be a n bit binary number represented in register |A〉 and let |B〉 be
a n − 1 element vector of n bit quantum registers containing ancillae set to 0. The
steps of the proposed Galois field exponentiation circuit design methodology results
in a quantum Galois field exponentiation circuit that works correctly. The proposed
design methodology implements] a quantum Galois field exponentiation circuits that
calculates a2
m−2 mod f(x) on quantum register |B[n− 2]〉, while register register |A〉
and the remaining registers in |B〉 will be restored to their original values.
Proof: The proposed algorithm will make the following changes on the inputs:
 Step 1: Step 1 of the proposed algorithm transforms the input states to
∣∣∣A2n−1〉∣∣A2〉(n−1⊗
i=2
∣∣∣∣∣
i∏
j=1
A2
j
〉)
(modf(x)) (3.5)
Where f(x) is the field basis.
 Step 2: Step 2 of the proposed algorithm transforms the input states to
|A〉
(
n−3⊗
i=0
|B[i]〉
)∣∣A2n−2 mod f(x)〉 (3.6)
Where f(x) is the field basis.
Thus, quantum register |B[n− 2]〉 has the value a2m−2 mod f(x). Quantum reg-
ister |A〉 is restored to the value a and quantum registers |B[0 : n− 3]〉 are restored
to their initial values. This proves the correctness of the proposed quantum Galois
field exponentiation algorithm.
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3.2.3 Quantum Gate and Qubit Cost Analysis
The quantum gate and qubit cost analysis of the proposed quantum Galois field expo-
nentiation circuit is calculated by determining the cost for each step of the proposed
design.
In this analysis, let GK be the quantum gate cost of the proposed Galois field
squaring circuits and GK−1 be the gate cost of its logical reverse. GU is the quantum
gate cost of the quantum Galois field multiplier and GU−1 is the gate cost of its logical
reverse.
Qubit Cost Analysis
 Step 1: This Step has a qubit cost of n2.
 Step 2 does not add to the qubit cost.
Quantum Gate Cost Analysis
 Step 1: This Step has a quantum gate cost of (n− 1) ·GK + (n− 2) ·GU .
 Step 2: This Step has a quantum gate cost of (n− 1) ·GK−1 + (n− 2) ·GU−1 .
Thus, the total quantum gate cost of the quantum exponentiation circuit is (n−
1) ·GK + (n− 2) ·GU + (n− 1) ·GK−1 + (n− 2) ·GU−1 and the qubit cost is n2.
Cost Comparison
Table 3.2 illustrates how the proposed squaring circuits shown in Section 3.1 can be
used to reduce the cost of a larger quantum circuit (the proposed quantum circuit for
exponentiation). We only consider the quantum Galois exponentiation circuit shown
in this work because, to the best of our knowledge, has not been previously explored
in the literature. Comparison of qubit cost and total quantum gate cost are shown
in Table 3.2.
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Table 3.2: Comparison of the quantum exponentiation circuits with the proposed
Galois field squaring circuits against identical Galois field exponentiation circuits
using the Galois field squaring circuits in [18].
Quantum Exponentiation Circuit Performance Comparisons
Gate cost from squarings Qubits
Field w. proposed w. 1 % Imp. w. proposed w. 1 % Imp.
Size w.r.t 1 w.r.t 1
x10 + x3 + 1 54 144 62.50 100 180 44.44
x15 + x+ 1 98 308 68.18 225 420 46.43
x20 + x3 + 1 209 589 64.52 400 760 47.37
x50 + x4 + x3 + x2 + 1 3871 6321 38.76 2500 4900 48.98
x64 + x4 + x3 + x+ 1 6363 10395 38.79 4096 8064 49.21
x100 + x8 + x7 + x2 + 1 16236 26136 37.88 10000 19800 49.49
x127 + x+ 1 7938 23940 66.84 16129 32004 49.60
x256 + x10 + x5 + x2 + 1 100980 166260 39.26 65536 130560 49.80
x512 + x8 + x5 + x2 + 1 398069 659701 39.66 262144 523264 49.90
* 1 is the design in [18]
When our proposed squaring circuits are used instead of the existing designs in
[18], the proposed exponentiation circuit achieves improvement ratios ranging from
37.88% to 68.18% in terms of total gate cost and improvement ratios ranging from
44.44% to 50.00% in terms of qubit cost.
3.3 Conclusion
In this Chapter, we proposed resource efficient quantum circuits for Galois exponen-
tiation and Galois squaring. The Galois squaring circuits offer reduced depth cost,
qubit cost and quantum gate costs compared to existing works. The exponentiation
circuit illustrates the potential resource cost savings achievable when our proposed
squaring circuits are incorporated into larger quantum circuit for Galois field compu-
tations. The exponentiation circuit itself is a new contribution to the literature that
presents an option for quantum circuit designers seeking to build quantum circuits
for Galois field exponentiation or inversion. The proposed Galois squaring circuits
are compared and shown to be superior to the existing work in terms of depth, qubit
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cost and gate cost. When the proposed squaring circuit is used as a building block,
the proposed Galois exponentiation circuit sees a reduction in qubit cost and gate
cost. The design methodology for the proposed Galois squaring circuit and the de-
sign methodology for the proposed Galois exponentiation circuit are verified by formal
proof. In addition, an implementation in MATLAB of the design methodology for the
proposed squaring circuits is used to exhaustively test squaring circuits for functional
correctness. We conclude that these Galois arithmetic circuits offer low resource cost
options to designers needing to build circuit implementations for quantum algorithms
that utilize Galois fields.
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Chapter 4
Quantum Circuit Design of
T-count Optimized Integer
Multiplier
Multiplication is a basic arithmetic function that is used in quantum algorithms for
number theory, scientific computing and encryption applications (see [22], [31], [33]
or [23]). For instance a multiplier is a core component for the Shor’s integer fac-
toring algorithm (see [31], [22]). Multiplication is a basic operation that is used to
build more complex operations used in quantum algorithms. This is the case when
implementing quantum circuits for image processing applications such as interpola-
tion (see [64] [136]) or image rotation (see [133]). In this Chapter, we propose a
quantum circuit for multiplication that enjoys a lower T-count and qubit cost com-
pared to existing works. The proposed work does not produce garbage output. The
proposed multiplication circuit saved resources in part by incorporating a proposed
quantum conditional addition circuit. The proposed quantum conditional addition
circuit produces no garbage output and enjoys a reduced T-count compared to exist-
ing work. Reliable quantum circuit design must use quantum error correcting codes
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and be based on fault tolerant gates. The Clifford+T gate set has been recognized by
scholars as a universal gate set that can be made fault tolerant with quantum error
correcting codes [82] [9] [78]. The fault tolerance gained comes at the cost of the high
implementation cost of the T gate [78] [73]. Qubit cost is an important cost especially
since the current crop of quantum machines have a small set or working qubits (see
[15] [14]). The proposed multiplication circuit and the proposed conditional addition
circuit are compared to existing work and are shown to require fewer T gates and
qubits than the existing works. To achieve a fair comparison, existing works are (i)
implemented with Clifford+T gates and (ii) made garbageless with Bennett’s garbage
removal technique.
This Chapter is organized as follows: Section 4.1 illustrates the design of the pro-
posed quantum integer multiplication circuit. The steps of the design methodology,
mathematical proof of correctness and comparison of the proposed quantum multipli-
cation circuit against the existing work is provided in Section 4.1. Section 4.2 shows
the design of the proposed quantum conditional addition circuit. The steps of the
design methodology, proof of correctness and comparison against the existing works
are shown.
4.1 Design of Proposed Quantum Integer Multi-
plication Circuit
The proposed quantum integer multiplication circuit does not produce garbage out-
puts and enjoys a lower T-count compared to existing work. The quantum integer
multiplication circuit is based on a quantum conditional addition (Ctrl-Add) circuit
and the Toffoli gate array. Figure 4.1 shows the graphical representation of compo-
nents used in the quantum integer multiplication circuit. To reduce the multiplier’s
T-count, we use the proposed Ctrl-Add circuit shown in Section 4.2 because it has a
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|Ctrl〉 • |Ctrl〉
|A0:n−1〉 • |A0:n−1〉
|B0〉
T
off
ol
is
|B0 ⊕ A0 · Ctrl〉
|B1〉 |B1 ⊕ A1 · Ctrl〉
...
...
|Bn−2〉 |Bn−2 ⊕ An−2 · Ctrl〉
|Bn−1〉 |Bn−1 ⊕ An−1 · Ctrl〉
(a) Toffoli Gate Array
|Ctrl〉 • |Ctrl〉
|A0:n−1〉 • |A0:n−1〉
|B0〉
C
tr
l-
A
d
d
|S0〉
|B1〉 |S1〉
...
...
|Bn−2〉 |Sn−2〉
|Bn−1〉 |Sn−1〉
|0〉 |Sn〉
(b) Proposed quantum Ctrl-Add cir-
cuit with no input carry
Figure 4.1: Graphical representation of components used in the proposed quantum
integer multiplication circuit.
lower T-count compared to existing work. We also use the Toffoli gate array where
appropriate to further save T gates.
Consider the multiplication of two n bit numbers a and b stored in quantum
registers |A〉 and |B〉 respectively. Further, consider a quantum register |P 〉 of 2 ·n+1
ancillae initialized to 0. At the end of computation, quantum registers |A〉 and |B〉
are restored to their original values a and b respectively. At the end of computation,
quantum register locations |P2·n−1〉 through |P0〉 will have the product a×b. Quantum
register location |P2·n〉 is restored to the value 0 at the end of computation.
The proposed design methodology of generating the quantum integer multiplica-
tion circuit is explained below. The proposed methodology is generic and can be used
to design a quantum integer multiplication circuit of any size. An illustrative example
of the generation of a quantum integer multiplication circuit that can perform the
multiplication of two 6 bit numbers a and b is shown in Figure 4.2.
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(b) After Step 2
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(c) After First Iteration of
Step 3
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(d) After Final Iteration of Step 3
Figure 4.2: Circuit Generation of 6 bit quantum integer multiplication circuit. Steps 1-2 and the first and final iterations of
Step 3.
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4.1.1 Steps of Design Methodology
 Step 1: For i = 0 : 1 : n− 1
At locations |B0〉,|Ai〉 and |Pi〉 apply a Toffoli gate such that locations |B0〉 and
|Ai〉 are unchanged. Location |Pi〉 now has the value b0 · ai.
 Step 2: Step 2 has the following three sub-steps
– Step 1: Apply locations |An−1〉 through |A0〉 of |A〉 and locations |Pn〉
through |P1〉 of |P 〉 to a quantum Ctrl-Add circuit such that |A〉 is un-
changed while the locations in |P 〉 hold the results |Sn−1〉 through |S0〉 of
computation.
– Step 2: Apply location |B1〉 to the quantum Ctrl-Add circuit such that the
operation of the Ctrl-Add circuit will be conditioned on the value of |B1〉.
– Step 3: Apply locations |Pn+1〉 and |Pn+2〉 of |P 〉 to the quantum Ctrl-Add
circuit such that location |Pn+1〉 holds the result |Sn〉 of computation and
location |Pn+2〉 is unchanged.
 Step 3: Step 3 is repeated n− 2 times. For j = 2 : 1 : n− 1: This Step has the
following three sub-steps
– Step 1: Apply quantum register |A〉 and locations |Pn−1+j〉 through |Pj〉
of register |P 〉 to a quantum Ctrl-Add circuit such that |A〉 is unchanged
while the locations in |P 〉 holds sum bits sn−1 through s0.
– Step 2: Apply location |Bj〉 to the quantum Ctrl-Add circuit such that the
operation of the Ctrl-Add circuit will be conditioned on the value of |Bj〉.
– Step 3: Apply locations |Pn+j〉 and |Pn+j+1〉 to the quantum Ctrl-Add
circuit such that location |Pn+j〉 holds the sum bit sn and location |Pn+j+1〉
is unchanged.
67
4.1.2 Proof of Correctness
Theorem: Given two n bit binary numbers a and b and let p represent 2 · n ancillae
set to 0, then the proposed design methodology results in a quantum integer multipli-
cation circuit that functions correctly. The product will occupy ancillae pn−1 through
p0 while the quantum registers initially holding a and b are restored to their original
values.
Proof: The proposed design methodology will make the following changes on the
inputs:
 Step 1: Step 1 of the proposed methodology transforms the input states to:
(
n−1⊗
i=0
|Ai〉
)(
n−1⊗
i=0
|Bi〉
)(
n−1⊗
i=0
|B0 · Ai〉
)(
2·n⊗
i=n
|0〉
)
(4.1)
 Step 2: Step 2 has a Ctrl-Add circuit which takes the inputs a, pn+2 through p1
and b1. At the end of computation, locations pn+1 through p1 will have the sum.
b1 and a are unchanged. Thus, after Step 2 the input states are transformed to:
(
n−1⊗
i=0
|Ai〉
)(
n−1⊗
i=0
|Bi〉
)
|p0〉
(
n+1⊗
i=1
|si−1〉
)(
2·n⊗
i=n+2
|0〉
)
(4.2)
 Step 3: Step 3 is repeated a total of n− 2 times.
– For iteration 1 of Step 3, a quantum Ctrl-Add circuit takes the inputs a,
pn+3 through p2 and b2. At the end of computation, locations pn+2 through
p2 will have the sum. b2 and a are unchanged. Thus, after iteration 1 of
Step 3 the input states are transformed to:
(
n−1⊗
i=0
|Ai〉
)(
n−1⊗
i=0
|Bi〉
)
|p0〉|p1〉
(
n+2⊗
i=2
|si−2〉
)(
2·n⊗
i=n+3
|0〉
)
(4.3)
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– For iteration j of Step 3 (where 2 ≤ j ≤ n−3), a quantum Ctrl-Add circuit
takes inputs a, pn+2+j through p1+j and b1+j. At the end of computation,
locations pn+1+j through p1+j will have the sum. b1+j and a are unchanged.
Thus, after Iteration j of Step 3 the input states |Ai〉 and |Bi〉 for 0 ≤ i ≤
n− 1 are transformed to:
(
n−1⊗
i=0
|Ai〉
)(
n−1⊗
i=0
|Bi〉
)
(4.4)
After Iteration j of Step 3 the input |P 〉 is transformed to:
(
j⊗
i=0
|Pi〉
)(
j+1+n⊗
i=j+1
|si−j−1〉
)(
2·n⊗
i=j+n+2
|0〉
)
(4.5)
– For Iteration n − 2 of Step 3, a quantum Ctrl-Add circuit takes inputs a,
p2·n through pn−1 and bn−1. At the end of computation, locations p2·n−1
through pn−1 will have the sum. bn−1 and a are unchanged. Thus, after
iteration n− 2 of Step 3 the input states are transformed to:
(
n−1⊗
i=0
|Ai〉
)(
n−1⊗
i=0
|Bi〉
)(
2·n−1⊗
i=0
|Pi〉
)
|0〉 (4.6)
Thus, the proposed design methodology transforms the quantum register of ancil-
lae |P 〉 to the product of a and b. The quantum registers |A〉 and |B〉 where a and b
are initially stored will be restored to their original values. Further, quantum register
location |P2·n〉 initialized to 0 is restored to 0. This proves to the correctness of the
proposed methodology to design a quantum integer multiplication circuit.
4.1.3 Cost Analysis
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Table 4.1: Comparison of quantum integer multiplication circuits
1 2 3 4 Proposed
T-count 56 · n2 28 · n2 + 7 · n 42 · n2 − 42 · n+ 48 7 · n2 +
∑log2(n)
i=1
n
2i
· (14 · (n+ i− 2i−1)− 14) 21 · n2 − 14
qubits 5 · n+ 1 4 · n+ 1 NA 6 · n+ 2 +
∑log2(n)
i=1
n2−2·n
2i
+ n · (1 + i) 4 · n+ 1
ancillae 3 · n+ 1 2 · n+ 1 NA 4 · n+ 2 +
∑log2(n)
i=1
n
2
+ n
2i
2 · n+ 1
1 is the design by Lin et al. [1]
2 is the design by Jayashree et al. [145]
3 is the design by Babu [19] modified to remove garbage output.
4 is the design by Kotiyal et al. [20] modified to remove garbage output.
Table entries are marked NA where a closed-form expression is not available for the design by Babu [19].
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Table 4.2: T-count comparison of quantum integer multiplication circuits
n 1 2 3 4 Proposed % Impr. % Impr. % Impr. % impr.
w.r.t. 1 w.r.t. 2 w.r.t. 3 w.r.t. 4
4 896 476 528 476 322 64.06 32.35 39.02 32.35
8 3584 1848 2352 2240 1330 62.89 28.03 43.45 40.63
16 14336 7280 10032 9716 5362 62.60 26.35 46.55 44.81
32 57344 28896 41520 40600 21490 62.52 25.63 48.24 47.07
64 229376 115136 169008 166460 86002 62.51 25.30 49.11 48.33
128 917504 459648 682032 675360 344050 62.50 25.15 49.56 49.06
256 3670016 1836800 2740272 2723588 1376242 62.50 25.07 49.78 49.47
512 14680064 7343616 10985520 10945256 5505010 62.50 25.04 49.89 49.70
1024 58720256 29367296 43991088 43896524 22020082 62.50 25.02 49.94 49.84
2048 234881024 117454848 176062512 175845040 88080370 62.50 25.01 49.97 49.91
Average: 62.71 26.30 47.55 46.12
1 is the design by Lin et al. [1]
2 is the design by Jayashree et al. [145]
3 is the design by Babu [19] modified to remove garbage output.
4 is the design by Kotiyal et al. [20] modified to remove garbage output.
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T Gate Cost
The T-count of the proposed quantum integer multiplication circuit is illustrated
shortly. We calculate total T-count for the proposed quantum integer multiplication
circuit by summing the T-count for each step of the proposed design methodology.
 Step 1: The T-count for this step is 7 · n.
 Step 2: The T-count for this step is 21 · n+ 14.
 Step 3: Step 3 is repeated n− 2 times. For i = 0 : 1 : n− 2:
– The T-count for the ith iteration of this Step is 21 · n+ 14.
Therefore, the total T-count of the proposed quantum integer multiplication cir-
cuit is given as:
21 · n2 − 14 (4.7)
Ancillae Cost
The required ancillae of the proposed quantum integer multiplication circuit is il-
lustrated shortly for each step of the proposed design methodology. We calculate
total ancillae for the proposed quantum integer multiplication circuit by summing
the ancillae required by each step of the proposed design methodology.
 Step 1: This step requires n ancillae. The ancillae used will have the product
bits Pn−1 through |P0〉 at the end of computation.
 Step 2: This step requires three ancillae. The ancillae will have product bits
Pn, Pn+1 and Pn+2 at the end of computation.
72
 Step 3: Each iteration requires one ancillae. Step 2 uses a total of n−2 ancillae.
n − 3 ancillae used in this step will contain product bits Pn+3 through P2·n−1
while the remaining ancillae is restored to its original value.
Thus, the total ancillae of the proposed quantum integer multiplication circuit is
given as:
n+ 3 + n− 2 (4.8)
Which simplifies to:
2 · n+ 1 (4.9)
Cost Comparison
Table 4.3: Comparison between the designs by Babu [19], Kotiyal et al. [20] and the
proposed work in terms of total qubits.
n 1* 2 Proposed % Impr. % Impr.
w.r.t. 1 w.r.t. 2
4 28 52 9 67.86 82.69
8 74 164 17 77.03 89.63
16 211 532 33 84.36 93.80
32 673 1764 65 90.34 96.32
64 2339 6020 129 94.48 97.86
128 8625 21252 257 97.02 98.79
Average: 85.18 93.18
1 is the design by Babu modified to remove garbage outputs
2 is the design by Kotiyal et al. modified to
remove garbage outputs
* The qubits needed in the design by Babu before and after
computation do not match. We have reported the best case qubit
cost by summing the ancillae and primary inputs.
To compare the proposed work against the existing works, we have decomposed
the logic gates used in the existing designs into Clifford+T gates. We used the
Clifford+T implementations of the Toffoli gate, Fredkin gate and square root of not
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gate presented in [9]. The implementations of the Toffoli gate in requires seven T
gates [9]. The implementation of the Fredkin gate requires seven T gates and the
implementation of the Square Root of NOT gate requires three T gates [9]. To make
a fair comparison, we apply the Bennett’s garbage removal scheme (see [59]) to make
the multipliers presented by Babu [19] and Kotiyal et al. [20].
Table 4.1 illustrates that the order of growth of the T-count for the proposed
quantum integer multiplication circuit is quadratic. Thus, the T-count is O(n2).
Table 4.1 illustrates that the order of growth of the qubits for the proposed quantum
integer multiplication circuit is linear. Thus, the qubit cost is O(n). The number
of qubits is calculated by summing the number of qubits required for the inputs and
the ancillae. We calculate ancillae assuming that the quantum integer multiplication
circuits multiplies two non-zero operands.
Table 4.2 illustrates the comparison of the T-count of the proposed design method-
ology to the designs presented by Kotiyal et al. [20], Babu [19], Lin et al. [1] and
Jayashree et al. [145] for values of n ranging from 4 to 2048. We found that the
proposed design methodology achieves improvement ratios ranging from 32.35% to
49.91%, 39.02% to 49.97%, 62.50% to 64.06% and 25.01% to 32.35% compared to the
designs presented by Kotiyal et al. [20], Babu [19], Lin et al. [1] and Jayashree et al.
[145] respectively.
Table 4.3 shows the comparison of the total qubit cost of the proposed design
against the designs presented by Kotiyal et al. [20] and Babu [19] for values of n
ranging from 4 to 128 because closed form expressions were either (i) not reported or
(ii) unclear. We omit comparing with the designs by Lin et al. [1] and Jayashree et
al. [145] because the proposed design always has at most least the same qubit cost
as these designs.
When closed form expressions are unavailable, we can determine total qubits for
a quantum circuit by either summing ancillae and the primary inputs or garbage
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outputs, primary inputs and output. Since quantum circuits are reversible, either
approach should yield identical results. However, we found a mismatch with both
approaches were used to calculate qubit cost for the design in Babu [19]. Therefore,
we report the best case qubit cost for Babu ([19])in Table 4.3 which was determined by
summing the ancillae and primary inputs. The proposed design methodology achieves
improvement ratios ranging from 82.69% to 98.79 and 67.86% to 97.02% compared
to the designs by Kotiyal et al. [20] and Babu [19].
4.2 Design of Proposed Quantum Conditional Ad-
dition Circuit with No Input Carry
To reduce the T-count of the proposed quantum integer multiplication circuit, the
proposed quantum conditional addition circuit is used as a building block. In this
section, we present the design of the proposed quantum conditional addition (Ctrl-
Add) circuit used in the multiplier. The proposed Ctrl-Add circuit design has no
garbage outputs and enjoys a lower T-count than existing designs.
Consider the conditional addition of two n-bit numbers a and b stored at quantum
registers locations |An−1〉 through |A0〉 and |B〉, respectively. The addition of ai and
bi is conditioned on the value of the 1 bit number ctrl stored at quantum register
|Ctrl〉. The addition of a and b is conditioned on the value of the qubit |Ctrl〉. The
remaining quantum register locations |An〉 and |An+1〉 are ancillae initialized to zero
(z = 0). At the end of computation, |Bi〉 will have the sum bits sn−1 through s0
and the sum bit sn will appear at quantum register location |An〉. All remaining
qubits in |A〉 are restored to their original values. Thus, a is restored at the end of
computation.
Each generated sum value si is defined as:
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si =

ai ⊕ bi ⊕ ci if 0 ≤ i ≤ n− 1 and ctrl = 1
cn if i = n and ctrl = 1
bi if 0 ≤ i ≤ n− 1 and ctrl = 0
z if i = n and ctrl = 0
(4.10)
where ci is the ith carry and is defined as:
ci =

0 if i = 0
ai−1 · bi−1 ⊕ bi−1 · ci−1 ⊕ ai−1 · ci−1 if 1 ≤ i ≤ n
(4.11)
The proposed quantum Ctrl-Add circuit incorporates the strategy first reported
in [63] to eliminate garbage output and reduce costs. Thus, when ctrl = 1, each
carry bits (ci) is produced based on inputs ai−1, bi−1 and carry bit ci−1. All carry bits
appear on quantum register |A〉. Before the end of computation, quantum register
|A〉 is restored to its original value. Thus, we can achieve carry propagation without
generating garbage output.
The design methodology of the proposed quantum Ctrl-Add circuit is explained
below. The proposed methodology is generic and can design a quantum Ctrl-Add
circuit of any size. The steps of the proposed methodology are presented along with
an example for the case of a quantum Ctrl-Add circuit that operates on two 6 bit
numbers. Steps 1 through 4 of the methodology are shown in Figure 4.3. Steps 5
through 7 of the methodology are shown in Figure 4.4.
4.2.1 Steps of Design Methodology
 Step 1: For i = 1 : 1 : n− 1
At each pair of quantum register locations |Ai〉 and |Bi〉 apply a CNOT gate such
that location |Ai〉 is unchanged, while location |Bi〉 is transformed to |Ai ⊕Bi〉.
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|Ctrl〉 |ctrl〉
|B0〉 |b0〉
|A0〉 |a0〉
|B1〉 |b1 ⊕ a1〉
|A1〉 • |a1〉
|B2〉 |b2 ⊕ a2〉
|A2〉 • |a2〉
|B3〉 |b3 ⊕ a3〉
|A3〉 • |a3〉
|B4〉 |b4 ⊕ a4〉
|A4〉 • |a4〉
|B5〉 |b5 ⊕ a5〉
|A5〉 • |a5〉
|z = 0〉 |0〉
|z = 0〉 |0〉
(a) After Step 1
|Ctrl〉 • |ctrl〉
|B0〉 |b0〉
|A0〉 |a0〉
|B1〉 |b1 ⊕ a1〉
|A1〉 • • |a1〉
|B2〉 |b2 ⊕ a2〉
|A2〉 • • |a2 ⊕ a1〉
|B3〉 |b3 ⊕ a3〉
|A3〉 • • |a3 ⊕ a2〉
|B4〉 |b4 ⊕ a4〉
|A4〉 • • |a4 ⊕ a3〉
|B5〉 |b5 ⊕ a5〉
|A5〉 • • |a5 ⊕ a4〉
|z = 0〉 |a5 · ctrl〉
|z = 0〉 |0〉
(b) After Step 2
|Ctrl〉 • |ctrl〉
|B0〉 • |b0〉
|A0〉 • a0
|B1〉 • |b1 ⊕ a1〉
|A1〉 • • • |a1 ⊕ c1〉
|B2〉 • |b2 ⊕ a2〉
|A2〉 • • • |a2 ⊕ c2〉
|B3〉 • |b3 ⊕ a3〉
|A3〉 • • • |a3 ⊕ c3〉
|B4〉 • |b4 ⊕ a4〉
|A4〉 • • • |a4 ⊕ c4〉
|B5〉 |b5 ⊕ a5〉
|A5〉 • • |a5 ⊕ c5〉
|z = 0〉 |a5 · ctrl〉
|z = 0〉 |0〉
(c) After Step 3
|Ctrl〉 • • • |ctrl〉
|B0〉 • |b0〉
|A0〉 • |a0〉
|B1〉 • |b1 ⊕ a1〉
|A1〉 • • • |a1 ⊕ c1〉
|B2〉 • |b2 ⊕ a2〉
|A2〉 • • • |a2 ⊕ c2〉
|B3〉 • |b3 ⊕ a3〉
|A3〉 • • • |a3 ⊕ c3〉
|B4〉 • |b4 ⊕ a4〉
|A4〉 • • • |a4 ⊕ c4〉
|B5〉 • • |b5 ⊕ c5 · ctrl〉
|A5〉 • • • • • |a5 ⊕ c5〉
|z = 0〉 |s6 · ctrl〉
|z = 0〉 • 0
(d) After Step 4
Figure 4.3: Generation of a 6-qubit quantum Ctrl-Add circuit with no input carry:
steps 1-4.
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 Step 2: Step 2 has the following two sub-steps:
– Step 1: At quantum register locations |Ctrl〉, |An−1〉 and |An〉 apply a
Toffoli gate such that locations |Ctrl〉, |An−1〉 and |An〉 are passed to the
inputs A,B,C of the Toffoli gate.
– Step 2: For i = n− 2 : −1 : 1
At each pair of quantum register locations |Ai〉 and |Ai+1〉 apply a CNOT
gate such that location |Ai〉 is unchanged while location |Ai+1〉 is trans-
formed to |Ai ⊕ Ai+1〉.
 Step 3: For i = 0 : 1 : n− 2
At quantum register locations |Bi〉, |Ai〉 and |Ai+1〉 apply a Toffoli gate such
that locations |Bi〉, |Ai〉 and |Ai+1〉 are passed to the inputs A,B,C of the
Toffoli gate.
 Step 4: Step 4 has the following four sub-steps:
– Step 1: At quantum register locations |Bn−1〉, |An−1〉 and |An+1〉 apply a
Toffoli gate such that locations |Bn−1〉, |An−1〉 and |An+1〉 are passed to the
inputs A,B,C of the Toffoli gate.
– Step 2: At quantum register locations |Ctrl〉, |An+1〉 and |An〉 apply a
Toffoli gate such that locations |Ctrl〉, |An+1〉 and |An〉 are passed to the
inputs A,B,C of the Toffoli gate.
– Step 3: At quantum register locations |Bn−1〉, |An−1〉 and |An+1〉 apply a
Toffoli gate such that locations |Bn−1〉, |An−1〉 and |An+1〉 are passed to the
inputs A,B,C of the Toffoli gate.
– Step 4: At quantum register locations |Ctrl〉, |An−1〉 and |Bn−1〉 apply a
Toffoli gate such that locations |Ctrl〉, |An−1〉 and |Bn−1〉 are passed to the
inputs A,B,C of the Toffoli gate.
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 Step 5: For i = n− 2 : −1 : 0. Step 5 has the following two sub-steps:
– Step 1: At quantum register locations |Bi〉, |Ai〉 and |Ai+1〉 apply a Toffoli
gate such that locations |Bi〉, |Ai〉 and |Ai+1〉 are passed to the inputs
A,B,C of the Toffoli gate.
– Step 2: At quantum register locations |Ctrl〉, |Ai〉 and |Bi〉 apply a Toffoli
gate such that locations |Ctrl〉, |Ai〉 and |Bi〉 are passed to the inputs
A,B,C of the Toffoli gate.
 Step 6: For i = 1 : 1 : n− 2
At each pair of quantum register locations |Ai〉 and |Ai+1〉 apply a CNOT gate
such that the location |Ai〉 is unchanged while the location |Ai+1〉 is transformed
to |Ai ⊕ Ai+1〉.
 Step 7: For i = 1 : 1 : n− 1
At each pair of quantum register locations |Ai〉 and |Bi〉 apply a CNOT gate
such that the location |Ai〉 is unchanged, while location |Bi〉 is transformed to
|Ai ⊕Bi〉.
4.2.2 Proof of Correctness
Theorem: Given two n bit binary numbers represented as a and b, a 1-bit input ctrl
and two ancillae where each is initialized to zero (z = 0), then the proposed design
methodology generates a quantum Ctrl-Add circuit that functions correctly. The sum
bits sn−1 to s0 will be in the quantum register where b is stored. The quantum register
where a is initially stored will be restored to the value a. One ancillae will have the
sum bit sn and the second will be restored to 0.
Proof: The proposed design methodology will make the following changes to the
inputs:
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|Ctrl〉 • • • • • • • • |ctrl〉
|B0〉 • • |s0〉
|A0〉 • • • |a0〉
|B1〉 • • |b1 ⊕ c1 · ctrl〉
|A1〉 • • • • • |a1〉
|B2〉 • • |b2 ⊕ c2 · ctrl〉
|A2〉 • • • • • |a2 ⊕ a1〉
|B3〉 • • |b3 ⊕ c3 · ctrl〉
|A3〉 • • • • • |a3 ⊕ a2〉
|B4〉 • • |b4 ⊕ c4 · ctrl〉
|A4〉 • • • • • |a4 ⊕ a3〉
|B5〉 • • |b5 ⊕ c5 · ctrl〉
|A5〉 • • • • • |a5 ⊕ a4〉
|z = 0〉 |s6〉
|z = 0〉 • |0〉
(a) After Step 5
|Ctrl〉 • • • • • • • • |ctrl〉
|B0〉 • • |s0〉
|A0〉 • • • |a0〉
|B1〉 • • |b1 ⊕ c1 · ctrl〉
|A1〉 • • • • • • |a1〉
|B2〉 • • |b2 ⊕ c2 · ctrl〉
|A2〉 • • • • • • |a2〉
|B3〉 • • |b3 ⊕ c3 · ctrl〉
|A3〉 • • • • • • |a3〉
|B4〉 • • |b4 ⊕ c4 · ctrl〉
|A4〉 • • • • • • |a4〉
|B5〉 • • |b5 ⊕ c5 · ctrl〉
|A5〉 • • • • • |a5〉
|z = 0〉 |s6〉
|z = 0〉 • |0〉
(b) After Step 6
|Ctrl〉 • • • • • • • • |ctrl〉
|B0〉 • • |s0〉
|A0〉 • • • |a0〉
|B1〉 • • |s1〉
|A1〉 • • • • • • • |a1〉
|B2〉 • • |s2〉
|A2〉 • • • • • • • |a2〉
|B3〉 • • |s3〉
|A3〉 • • • • • • • |a3〉
|B4〉 • • |s4〉
|A4〉 • • • • • • • |a4〉
b5 • • |s5〉
|A5〉 • • • • • • |a5〉
|z = 0〉 |s6〉
|z = 0〉 • |0〉
(c) After Step 7
Figure 4.4: Generation of a 6-qubit quantum Ctrl-Add circuit with no input carry:
steps 5-7.
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 Step 1: Step 1 of the proposed design methodology transforms the input states
to:
|b0〉|a0〉
(
n−1⊕
i=1
|bi ⊕ ai〉|ai〉
)
|z〉|z〉 (4.12)
 Step 2: Step 2 of the proposed design methodology transforms the input states
|ai〉 and |bi〉 where 0 ≤ i ≤ n− 1 to:
|b0〉|a0〉|b1 ⊕ a1〉|a1〉
(
n−1⊕
i=2
|bi ⊕ ai〉|ai ⊕ ai−1〉
)
(4.13)
Step 2 of the proposed design methodology transforms the remaining input
states |an〉, |an+1〉 to:
|z ⊕ an−1 · ctrl〉|z〉 (4.14)
 Step 3: Step 3 has n−1 Toffoli gates. The first Toffoli gate takes b0, a0 and a1 as
inputs. b0, a0 and a1⊕ c1 (a0 · b0 = c1 which is the carry from adding b0 and a0)
are generated at the output. The remaining n−2 Toffoli gates take ai⊕bi, ai⊕ci
and ai⊕ai+1 as inputs. ai⊕bi, ai⊕ci and ai+1⊕ci+1 (ai ·bi +bi ·ci +ai ·ci = ci+1
which is the carry from adding bi, ai and ci) are generated at the output. Thus,
after Step 3, input states are transformed to:
|b0〉|a0〉
(
n−1⊕
i=1
|bi ⊕ ai〉|ai ⊕ ci〉
)
|z ⊕ an−1 · ctrl〉|z〉 (4.15)
 Step 4: Step 4 has four Toffoli gates. The first Toffoli gate takes an−1 ⊕ bn−1,
cn−1 ⊕ an−1 and z = 0 as inputs. an−1 ⊕ bn−1, cn−1 ⊕ an−1 and z ⊕ (an−1 ⊕
bn−1) · (cn−1 ⊕ an−1) (which simplifies to an−1 · bn−1 · cn−1 + an−1 · bn−1 · cn−1))
are generated at the outputs.
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The second Toffoli gate takes ctrl, an−1 · bn−1 · cn−1 + an−1 · bn−1 · cn−1 and
z ⊕ an−1 · ctrl is inputs. ctrl, z ⊕ (an−1 · bn−1 · cn−1 + an−1 · bn−1 · cn−1) and
z ⊕ cn · ctrl are produced as outputs. z ⊕ cn · ctrl ≡ sn because z = 0 and
an−1 · bn−1 · cn−1 + an−1 · bn−1 · cn−1 ⊕ an−1 = cn.
The third Toffoli gate takes an−1⊕bn−1, cn−1⊕an−1 and an−1 ·bn−1 ·cn−1 +an−1 ·
bn−1 · cn−1 as inputs. an−1 ⊕ bn−1, cn−1 ⊕ an−1 and z are produced as outputs.
The fourth Toffoli gates takes inputs ctrl, an−1 ⊕ cn−1 and an−1 ⊕ bn−1 and
produces ctrl, an−1 ⊕ cn−1 and bn−1 ⊕ cn−1 · ctrl as outputs.
Thus, After Step 4, Equation 4.17 show the state transformations for input
states |an−1〉, |bn−1〉, and the ancillae. Equation 4.16 shows the remaining input
states.
|s0〉|a0〉
(
n−2⊕
i=1
|bi ⊕ ai〉|ai ⊕ ci〉
)
(4.16)
|bn−1 ⊕ cn−1 · ctrl〉|an−1 ⊕ cn−i〉|z ⊕ sn〉|z〉 (4.17)
 Step 5: Step 5 has 2 · n− 2 Toffoli gates.
The transformations performed by the first 2 ·n−4 Toffoli gates are illustrated.
For i = n− 1 : 1 : 2:
Toffoli gate 2 · i takes bi−1 ⊕ ai−1, ci−1 ⊕ ai−1 and ci ⊕ ai as inputs. bi−1 ⊕ ai−1,
ci−1 ⊕ ai−1 and ai ⊕ ai−1 are produced as outputs.
Toffoli gate 2 · i − 1 takes ctrl, ci−1 ⊕ ai−1 and bi−1 ⊕ ai−1 as inputs. ctrl,
ci−1 ⊕ ai−1 and bi−1 ⊕ ci−1 · ctrl are produced as outputs.
The remaining Toffoli gates are not discussed: Toffoli gate 2 · n− 3 takes b0, a0
and c1 ⊕ a1 as inputs. b0, a0 and a1 are generated as outputs.
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Toffoli gate 2 ·n−2 takes ctrl, a0 and b0 as inputs. ctrl, a0 and s0 are produced
as outputs. Thus, Step 5 transforms the input states |a0〉, |a1〉, |b0〉 and |b1〉 to:
|s0〉|a0〉|b1 ⊕ c1 · ctrl〉|a1〉 (4.18)
The remaining input states to:(
n−1⊕
i=2
|bi ⊕ ci · ctrl〉|ai ⊕ ai−1〉
)
|z ⊕ sn〉|z〉 (4.19)
 Step 6: Step 6 of the proposed design methodology transforms the input states
to:
|s0〉|a0〉
(
n−1⊕
i=1
|bi ⊕ ci · ctrl〉|ai〉
)
|z ⊕ sn〉|z〉 (4.20)
 Step 7: Step 7 of the proposed design methodology transforms that the input
states to:
(
n−1⊕
i=0
|si〉|ai〉
)
|z ⊕ sn〉|z〉 (4.21)
Thus, the quantum register with b will have the sum bits sn−1 through s0. The
quantum register where a is originally stored will be restored to the value a. The
sum bit sn will appear on one of the ancillae and the other ancillae is restored to its
initial value. Hence, the proposed design methodology generates a quantum Ctrl-Add
circuit that is functionally correct.
4.2.3 Cost Analysis
T Gate Cost
The T-count of the proposed quantum Ctrl-Add circuit is illustrated shortly. We
calculate total T-count by summing the T-count for each step of the proposed design
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Table 4.4: T-depth comparison of quantum Ctrl-Add circuits
qubits 1 2 Proposed % Impr. % Impr.
w.r.t. 1 w.r.t. 2
4 16 31 14 12.50 54.84
8 32 59 20 37.50 66.10
16 64 115 36 43.75 68.70
32 128 227 68 46.88 70.04
64 256 451 132 48.44 70.73
128 512 899 260 49.22 71.08
256 1024 1795 516 49.61 71.25
512 2048 3587 1028 49.80 71.34
1 is the design in [1]
2 is the design in [145]
methodology.
 Step 1 does not use T gates.
 Step 2: The T-count for this step is 7.
 Step 3: The T-count for this step is 7 · (n− 1).
 Step 4: The T-count for this step is 28.
 Step 5: The T-count for this step is 14 · (n− 1).
 Step 6 and Step 7 do not use T gates.
Thus, the total T-count of an n bit proposed quantum Ctrl-Add circuit is:
7 + 7 · (n− 1) + 28 + 14 · (n− 1) (4.22)
Equation 4.22 simplifies to:
21 · n+ 14 (4.23)
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Ancillae Cost
The ancillae used in the proposed quantum Ctrl-Add circuit is illustrated shortly.
We calculate total ancillae for the proposed Ctrl-Add circuit by summing the ancillae
required by each step of the proposed design methodology.
 Step 1 requires no ancillae
 Step 2: This step requires one ancillae. The ancillae used in this Step will have
the sum bit sn at the end of computation.
 Step 3 requires no ancillae
 Step 4: This step requires one ancillae. This ancillae is used to hold intermediate
values required to calculate sn. The ancillae is restored to the value 0 at the
end of computation.
 Step 5 through Step 7 requires no ancillae
Thus, the total ancillae of an proposed quantum Ctrl-Add circuit is 2.
Cost Comparison
Table 4.5: Comparison of quantum Ctrl-Add circuits
1 2 3 Proposed
T-count 56 · n 28 · n+ 7 28 · n+ 7 21 · n+ 14
qubits 4 · n+ 2 2 · n+ 3 2 · n+ 3 2 · n+ 3
ancillae 2 2 1 2
1 is the design by Lin et al. [1]
2 is the design by Jayashree et al.[145]
3 is the design by Markov et al.[44]
A comparison of the proposed quantum Ctrl-Add circuit with existing designs
is illustrated in Table 4.5. The proposed design has a lower T-count compared to
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Table 4.6: T-count comparison of quantum Ctrl-Add circuits
n 1 2 3 Proposed % Impr. % Impr. % Impr.
w.r.t. 1 w.r.t. 2 w.r.t. 3
4 224 119 119 98 56.25 17.65 17.65
8 448 231 231 182 59.38 21.21 21.21
16 896 455 455 350 60.94 23.08 23.08
32 1792 903 903 686 61.72 24.03 24.03
64 3584 1799 1799 1358 62.11 24.51 24.51
128 7168 3591 3591 2702 62.30 24.76 24.76
256 14336 7175 7175 5390 62.40 24.88 24.88
512 28672 14343 14343 10766 62.45 24.94 24.94
1024 57344 28679 28679 21518 62.48 24.97 24.97
2048 114688 57351 57351 43022 62.49 24.98 24.98
Average: 61.25 23.50 23.50
1 is the design by Lin et al. [1]
2 is the design by Jayashree et al.[145]
3 is the design by Markov et al.[44]
existing designs. Table 4.5 illustrates that the order of growth of the T-count for the
proposed quantum Ctrl-Add circuit is linear. Thus, the T-count is O(n). Further,
Table 4.5 shows that the savings in the T-count of the proposed design does not come
at the cost of additional qubits. Table 4.5 also illustrates that the order of growth
of the qubit cost for the proposed quantum Ctrl-Add circuit with no input carry is
linear. Thus, the qubit cost is O(n). The number of qubits is calculated by summing
the number of qubits required for the inputs and the ancillae. We calculate ancillae
assuming that conditional adders would always add two non-zero operands.
Table 4.6 illustrates the comparison of the T-count of our proposed quantum Ctrl-
Add circuit to the designs presented in Lin et al. [1], Markov et al. [44] and Jayashree
et al. [145] for values of n ranging from 4 to 2048. We determined that the proposed
quantum Ctrl-Add circuit with no input carry achieves improvement ratios ranging
from 56.25% to 62.49% compared to the design presented in Lin et al. [1] and 17.65%
to 24.98% compared to the designs presented in Markov et al. [44] and Jayashree et
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al. [145] respectively.
4.3 Conclusion
In this Chapter, we propose a T gate and qubit efficient implementation of multipli-
cation. The proposed design incorporates a proposed quantum conditional addition
(Ctrl-Add) circuit that enjoys a reduced T gate and qubit cost compared to exist-
ing work. Both the proposed quantum Ctrl-Add circuit and quantum multiplication
circuit produce no garbage outputs. The proposed quantum Ctrl-Add circuit and
quantum multiplication circuit are compared against the existing work and are supe-
rior to the existing work. The proposed multiplication circuit and proposed Ctrl-Add
circuit are verified through formal proof. Both proposed circuits are also functionally
validated at the reversible logic gate level via Verilog simulation. We conclude that
the proposed quantum multiplication circuit and quantum Ctrl-Add circuit can be
used to realize quantum algorithms implementations where T-count and total qubits
are of primary concern.
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Chapter 5
Quantum Circuits for Integer
Division
Division is a basic arithmetic function that is crucial for the implementations of many
quantum algorithms in fields such as number theory and scientific computing. For
example, quantum algorithms for shifted quadratic character problems, principal ideal
problems and hidden shift problems (see [25] [155] [156] and [130]) require the division
operation. Division is a basic operation that can be used to implement more complex
quantum circuits such as those for bilinear interpolation (see [136]) or computing
polynomial roots (see [36]). In this chapter, we propose a quantum circuit for the
square root that does not produce garbage outputs and enjoys lower T-count, T-depth
and qubit cost compared to existing works. The proposed quantum integer division
circuits incorporates the following functional blocks: (i) quantum subtractor, (ii)
quantum adder-subtractor circuit, and (iii) a proposed quantum conditional addition
circuit. The quantum conditional adder proposed in this work modifies the conditional
adder presented in Chapter 4 for use in the proposed division circuit. This division
circuit builds upon preliminary work presented in [157] and [158]. T-count (or number
of T gates) and T-depth (or total number of T gate layers in a circuit) are critical
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cost measure when working with Clifford+T quantum gates. Clifford+T gates can
be implemented with known quantum error correcting codes but the T gate will have
a higher implementation overhead than the Clifford gates [74]. Qubits are a limited
resource on existing quantum machines (see [15] [14]) which favors designs that have
low qubit cost. By comparing the proposed design against the existing work, we
show that the proposed division circuit saves resources. Both qubit cost and T gate
cost are reduced in the proposed work. To ensure a fair comparison against current
designs, they are (i) decomposed into Clifford+T gates and (ii) made garbageless with
Bennett’s garbage removal technique.
Section 5.0.1 presents the design of the functional blocks used in the proposed
quantum division circuit. Section 5.1 shows the design of the quantum division circuit
and the cost comparison of the proposed divider against the existing work.
5.0.1 Arithmetic Circuits Used in Quantum Division Circuit
Quantum Subtractor
The subtraction circuit takes two n bit, 2’s complement binary inputs a and b. At the
end of computation, the input a emerges unchanged and the input b is transformed to
the difference (b− a). The quantum subtractor calculates (b̄+ a) which is equivalent
to b−a [159]. A quantum ripple carry adder is used to realize the quantum subtractor
circuit. We use the quantum ripple carry adder proposed in [63] for developing the
quantum subtractor circuit because this adder has been shown to enjoy reduced re-
source costs compared to existing work. We determined that the quantum subtractor
has a T-count of 14 · n− 14 and a T-depth of 10. Thus, the quantum subtractor will
have a T-count of order O(n) and a T-depth of order O(1).
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5.0.2 Design of Quantum Adder-Subtractor (Ctrl-AddSub)
Circuit
The quantum adder-subtractor (Ctrl-AddSub) circuit takes two n bit, 2’s complement
binary inputs a and b and a single one bit input ctrl. The operation of the quantum
Ctrl-AddSub circuit depends on the value of ctrl. When ctrl = 1, the circuit calculates
b−a. When the ctrl = 0, the circuit calculates b+a. When subtracting, the quantum
Ctrl-AddSub circuit calculates b̄+ a ≡ b−a. We use the quantum Ctrl-AddSub circuit
presented in [159] because this adder has been shown to enjoy reduced resource costs
compared to existing work. We calculated that the Ctrl-AddSub circuit will have a
T-count of 14 · n− 14 and a T-depth of 10. Thus, the quantum Ctrl-AddSub circuit
will have a T-count of order O(n) and a T-depth of order O(1).
5.0.3 Design of the Proposed Quantum Conditional Addition
(Ctrl-Add) Circuit
|Ctrl〉 • • • • |Ctrl〉
|B0〉 • • |S0〉
|A0〉 • • • |A0〉
|B1〉 • • |S1〉
|A1〉 • • • • • • • |A1〉
|B2〉 • • |S2〉
|A2〉 • • • • • • • |A2〉
|B3〉 |S3〉
|A3〉 • • • |A3〉
Figure 5.1: Circuit design of the quantum conditional addition (Ctrl-Add) circuit
used in this work.
The proposed quantum divider circuit includes a proposed quantum conditional
addition (Ctrl-Add) circuit. The proposed Ctrl-Add circuit is a modified version of
the Ctrl-Add circuit proposed in [86]. Operation of the quantum Ctrl-Add circuit is
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conditioned on the value of ctrl. When ctrl = 1, the circuit calculates b + a. When
ctrl = 0, the circuit performs no computation. An example of proposed Ctrl-Add
circuit is shown in Figure 5.1 that adds two four bit values a and b. The Ctrl-Add
circuit enjoys reduced resource cost because we remove the quantum gates and qubits
used to calculate sn. We determined that sn (the most significant carry bit) is always
zero in the proposed divider.
Thus, the proposed Ctrl-Add circuit will have a T-count of 21 · n − 14 and a T-
depth of 2 · n. The Ctrl-Add circuit has a T-count of order O(n) and a T-depth of
order O(n).
5.1 Steps of Design Methodology
The proposed methodology is generic and can be used to design a quantum integer
division circuit of any size. The steps of the proposed methodology are presented
along with an illustrative example of the proposed quantum integer division circuit
for the division of two 6 bit numbers a and b (see Figure 5.3). We indicate which
portion of the non-restoring division algorithm (shown in Figure 5.2 for reference) is
being implemented during each Step of the methodology. The steps of the proposed
design methodology are as follows:
91
Non-Restoring Division Algorithm
Function Non-Restoring(a, b)
Requirements: a and b are positive and 2’s complement.
//Takes 2n bit values a and b as input.
//Returns the quotient as an n bit number Q and
//the remainder from the division as an n− 1 bit
//number R.
1 R = 0n−1; // Where 0n−1 are n− 1 zeros.
2 Q = 0n−1an−1; // Where 0
n−1 are n− 1 zeros.
3 // Q’s least significant bit has the value an−1
4 // an−1 is the most significant bit of a.
5 Q = Q− b
6
7 For i = 1 to n− 1
8 Qn−i = Qn−i
9 Y = Qn−1−i · · ·Q0Rn−2 · · ·Rn−1−i
10 // Where Qn−1−i is the most
11 // significant bit of Y .
12 If (Qn−i = 0)
13 Y = Y + b
14 Else
15 Y = Y − b
16 End
17 End
18
19 If (R < 0)
20 R = R + b
21 End
22 Q0 = Q0
23 Return Q,R
Figure 5.2: The non-restoring division algorithm.
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|Q2〉 |Q2 −B2〉
|Q3〉 |Q3 −B3〉
|Q4〉 |Q4 −B4〉
|Q5〉 |Q5 −B5〉
(a) After Step 1. This step
executes line 5 of the non-
restoring division algorithm
(see Figure 5.2).
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|Q5〉 •
∣∣Q5 −B5〉
(b) After iteration 1 of Step 2. The
symbol +− denotes conditional addi-
tion or subtraction. This step exe-
cutes lines 8 through 16 of the non-
restoring division algorithm (see Fig-
ure 5.2).
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|Q1〉 •
∣∣∣Q1 +−B5〉
|Q2〉 •
∣∣∣Q2 +−B5〉
|Q3〉 •
∣∣∣Q3 +−B5〉
|Q4〉 •
∣∣∣Q4 +−B5〉
|Q5〉 •
∣∣Q5 −B5〉
(c) After the final iteration of Step 2. The symbol +−
denotes conditional addition or subtraction. This step
executes lines 8 through 16 of the non-restoring division
algorithm (see Figure 5.2).
Figure 5.3: Circuit generation of the proposed quantum division circuit: Steps 1-2. The register values after each step are
shown.
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Figure 5.4: Circuit generation of proposed quantum non-restoring division circuit
after Step 3. The symbol +− denotes conditional addition or subtraction and the
symbol +∅ denotes conditional addition. This step executes lines 19 through 22 of the
non-restoring division algorithm (see Figure 5.2).
 Step 1: Apply quantum registers |Q〉 and |B〉 to a quantum subtraction circuit
such that |B〉 is unchanged while |Q〉 will have the result of computation. This
step executes line 5 of the non-restoring division algorithm (see Figure 5.2).
 Step 2: This step is repeated n− 1 times and has the following four sub-steps.
This step executes lines 8 through 16 of the non-restoring division algorithm.
For 1 ≤ i ≤ n− 1:
– Sub-step 1: Treat locations |Rn−2〉 through |Rn−1−i〉 of quantum register
|R〉 and locations |Qn−1−i〉 through |Q0〉 of register |Q〉 as a combined
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quantum register |Y 〉. The values at locations |Rn−2〉 through |Rn−1−i〉 will
occupy locations |Yi−1〉 through |Y0〉 and the values at locations |Qn−1−i〉
to |Q0〉 will occupy locations |Yn−1〉 through |Yi〉.
– Sub-step 2: At quantum register location |Qn−i〉 apply a quantum NOT
gate. Location |Qn−i〉 now has the quotient bit qn−i of the division of a by
b.
– Sub-step 3: Apply quantum registers |B〉 and |Y 〉 to a quantum Ctrl-
AddSub circuit such that |B〉 is unchanged while |Y 〉 will hold the result
of computation.
– Sub-step 4: Apply quantum register location |Qn−i〉 to the quantum Ctrl-
AddSub circuit such that the operation of the circuit is conditioned on the
value at location |Qn−i〉. Location |Qn−i〉 is unchanged.
 Step 3: This step executes lines 19 through 22 of the non-restoring division
algorithm. This step has the following three sub-steps:
– Sub-step 1: Apply locations |Bn−2〉 through |B0〉 of quantum register |B〉
and quantum register |R〉 to a quantum Ctrl-Add circuit such that locations
|Bn−2〉 through |B0〉 are unchanged while quantum register |R〉 will have
the remainder of the division of a by b.
– Sub-step 2: Apply location |Q0〉 of register |Q〉 to the quantum Ctrl-Add
circuit such that its operation is conditioned on the value in |Q0〉. Location
|Q0〉 is unchanged.
– Sub-step 3: At quantum register location |Q0〉, apply a quantum NOT
gate. Step 3 executes line 23 of Algorithm 2. Location |Q0〉 now has the
quotient bit q0. After this step, quantum register |Q〉 will contain the
quotient of the division of a by b.
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5.1.1 Cost Analysis of the Proposed Integer Division Circuit
T-count Analysis
The T-count of the proposed quantum integer division circuit is presented shortly.
We calculate T-count by determining the T-count for each step of the proposed design
methodology:
 Step 1: The T-count for this Step is 14 ·n− 14. We use a quantum subtraction
circuit of T-count 14 · n− 14 in this step.
 Step 2: This Step is repeated n − 1 times. The T-count for each iteration of
Step 2 is 14 ·n−14. We use a quantum Ctrl-AddSub circuit of T-count 14 ·n−14
in this step.
 Step 3: The T-count for this Step is 21 · n − 21. We use a quantum Ctrl-Add
circuit of size n − 1 in this step. The quantum Ctrl-Add circuit has T-count
21 · n− 14.
We determine total T-count by summing the T-count for each Step of the design
as shown below:
14 · n− 14 + (14 · n− 14) · (n− 1) + 21 · n− 21 (5.1)
This expression can be simplified to the following:
14 · n2 + 7 · n− 21 (5.2)
5.1.2 T-Depth Cost
The T-depth of the proposed quantum integer division circuit is presented shortly.
We calculate T-depth by determining the T-depth for each step of the proposed design
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methodology. The quantum register that sees the most T gate layers will determine
the T-depth of the quantum division circuit. We determine that quantum register
|B〉 sees the most T gate layers. We now present the T-depth seen by |B〉 for each
Step of the proposed design:
Our proposed design is based on T-depth efficient designs of quantum subtraction
circuits, quantum Ctrl-AddSub circuits and quantum Ctrl-Add circuits. We deter-
mined that garbageless and T gate optimized quantum Ctrl-AddSub circuits in the
literature such as the design in [159] have a T-depth that is constant and independent
of the circuit size n. Thus, these Ctrl-AddSub circuits have T-depth of order O(1). As
shown in Section 5.0.1, we use a quantum subtraction circuit with T-depth of order
O(1) and a quantum Ctrl-Add with a T-depth of order O(n).
To calculate T-depth, we must consider the T-depth seen by each quantum register
|B〉, |Q〉 and |R〉 during each step. The quantum register that sees the most T gate
layers will determine the T-depth of the quantum division circuit. Figure 5.3 shows
that register |B〉 along with a location in |Q〉 see the most functional block layers.
By considering how each register is applied to the functional blocks it encounters, we
could determine that quantum register |B〉 sees the most T gate layers. The T-depth
of the proposed quantum integer division circuit is illustrated shortly for each step of
the proposed design methodology.
 Step 1: This Step has a T-depth of 10. This T-depth value is seen by locations
|B1〉 through |Bn−2〉 of quantum register |B〉. We use a quantum subtraction
circuit with T-depth of order O(1).
 Step 2: This Step is repeated n − 1 times. Each iteration of Step 2 has a
constant T-depth of 10. This T-depth is seen by locations |B1〉 through |Bn−2〉
of quantum register |B〉. We use a Ctrl-AddSub circuit with T-depth of order
O(1).
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 Step 3: This Step has a T-depth of 13. This T-depth is seen by locations
|B1〉 through |Bn−2〉 of quantum register |B〉. We use a Ctrl-Add circuit with
T-depth of order O(n). The linear depth is seen by quantum register |Q〉.
We determine total T-depth for the proposed quantum integer division circuit by
summing the T-depth for each Step of the design as shown below:
10 + 10 · (n− 1) + 13 (5.3)
This expression can be simplified to the following:
10 · n+ 13 (5.4)
Cost Comparison
 Cost Comparison in Terms of Number of Toffoli Gates: To perform
the comparison we determine the number of Toffoli gates in each design. To
determine the number of Toffoli gates operating as CCNOT gates and 2-control
AND gates we examined the inputs and outputs to each Toffoli gate for each
design. Table 5.1 shows that the proposed design and the designs by Jamal
et al. [147] have Toffoli gate counts of order O(n2). Table 5.1 shows that the
design by Dibbo et al. [148] has a Toffoli gate count of order O(n3). The divider
by Khosropour et al. [146] is based on controlled phase gates. Therefore, the
number of Toffoli gates in the design is 0.
 Cost Comparison in Terms of T-count: To perform the comparison we
implemented each design with Clifford+T gates. To realize quantum gates such
as the Toffoli gate, we use the Clifford+T gate implementations presented in
[9]. Table 5.2 illustrates that the T-count cost of the proposed design and the
designs by Jamal et al. [147] and Khosropour et al. [146] are O(n2). The design
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by Dibbo et al. [148] has a T-count cost of order O(n3). We calculated that
our proposed design methodology achieves an improvement of 50.00%, 66.67%
and 96.50% compared to the designs by Jamal et al. [147] and the design by
Khosropour et al. [146] in terms of T-count. The proposed work achieves an
order of magnitude improvement against the design by Dibbo et al. [148].
 Cost Comparison in Terms of Qubits: We determined the qubit cost for
each design by summing the qubits required for the quotient, remainder, garbage
outputs, and primary inputs. Table 5.2 shows that our proposed design and the
design by Khosropour et al. [146] has a qubit cost of order O(n). The qubit
cost for the designs by Jamal et al. [147] are of order O(n2). Table 5.2 also
illustrates that the design by Dibbo et al. [148] has a qubit cost of order O(n3).
We determined that the proposed design achieves an order of magnitude qubit
cost savings against the design by Dibbo et al. [148] and Jamal et al. [147]. The
proposed work has a qubit cost savings that asymptotically approaches 25.00%
against the design by Khosropour et al. [146].
 Cost Comparison in Terms of T-Depth: To perform the comparison we
implement each design with Clifford+T gate and determine which quantum
register(s) see the most T gate layers. The T-depth cost of the proposed design
and the design by Khosropour et al. [146] is of order O(n). A closed-form
expression is not available for the designs by Jamal et al. [147] and the design
by Dibbo et al. [148] We determined that the proposed design achieves a 92.31%
against the design by Khosropour et al. [146].
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Table 5.1: Comparison of Resource Count Between Proposed and Existing Work in Terms of Toffoli Gates
Khosropour et al. [146] Jamal et al. [147]† Jamal et al. [147]† Dibbo et al. [148]† Proposed
Total Toffoli gates 0 4 · n2 6 · n2 + 4 · n ≈ n3 2 · n2 + n+ 1
2-control AND* 0 2 · n2 4 · n2 + 4 · n ≈ n2 0
CCNOT** 0 2 · n2 2 · n2 ≈ n3 − n2 2 · n2 + n+ 1
† The designs by Jamal et al. [147] and Dibbo et. al. [148] are modified to remove garbage output.
* 2-control AND is a Toffoli gate that calculates A ·B ⊕ 0.
** CCNOT is a Toffoli gate that calculates A ·B ⊕ C.
Table 5.2: Comparison of Resource Count Between Proposed and Existing Work in Terms of T Gates
Khosropour et al. [146] Jamal et al. [147]† Jamal et al. [147]† Dibbo et al. [148]† Proposed
T count ≈ 400 · n2 28 · n2 42 · n2 + 28 · n ≈ 9 · n3 14 · n2 + 7 · n− 21
T-depth 130 · n NA NA NA 10 · n+ 13
Qubits 4 · n 2 · n2 + 5 · n− 1 3 · n2 + 14 · n ≈ 1
2
n3 + 4 · n 3 · n− 1
† The designs by Jamal et al. [147] and Dibbo et. al. are modified to remove garbage output.
Table entries are marked NA where a closed-form expression is not available for
the designs by Jamal et al. and Dibbo et al. [148]
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5.2 Conclusion
In this chapter, we present a quantum integer division circuit that has low T gate and
qubit costs and generates no garbage output. The proposed design enjoys reduced
costs in part by incorporating the resource efficient quantum subtraction circuit,
quantum Ctrl-AddSub circuits and the proposed quantum Ctrl-Add circuit. The
proposed quantum division circuit is compared to existing works and demonstrates
cost reduction in terms of T-depth, T-count and qubits. The proposed division circuit
is verified by formal proof. We also validate the functional correctness of the proposed
division circuit at the reversible logic gate level through Verilog simulation. We
conclude that our proposed division circuit will can be used to quantum algorithms
implementations where T-count, T-depth and total qubits are of primary concern.
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Chapter 6
Quantum Circuit Design of the
Non-Restoring Square Root
Algorithm
Quantum circuits for mathematical functions such as the square root are required to
implement quantum algorithms in scientific computing and number theory as shown
in [36] [30] and [130]. In this Chapter, we propose a quantum circuit for the square
root that has a lower T-count and qubit cost compared to existing works. This
work does not produce garbage outputs avoiding the added resource cost overheads
from garbage output removal. Quantum circuits based on Clifford+T gates can be
made fault tolerant with quantum error correcting codes. The tradeoff is the need
to minimize T-count because the implementation of the quantum T gate is costly
relative to the other Clifford gates. The number of qubits on machines is limited at
present [15] [14]. Thus, qubit cost has become an important design measure. The
proposed design is compared and shown to be superior to existing works in terms of
T-count and qubit costs. To have a fair comparison against existing work; (i) existing
works are decomposed into Clifford+T equivalents and (ii) the Bennett’s garbage
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removal scheme is used to remove garbage outputs.
This chapter is organized as follows: Section 6.1 introduces the proposed square
root circuit and outlines how it calculates the square root of a given input value
a. Section 6.2 shows the steps of the proposed design of the square root circuit.
Section 6.3 shows the resource cost calculations of the proposed work and illustrate
the comparison against the existing work.
6.1 Design of the Proposed Quantum Square Root
Circuit
The proposed quantum square root circuit does not produce garbage outputs and
has a lower qubit cost than existing designs. The proposed circuit enjoys a lower T-
count compared to existing designs. The proposed circuit calculates the square root
by implementing the non-restoring square root algorithm (the algorithm is shown
in Chapter 2 and is repeated in Figure 6.1). A specific example illustrating how
the proposed quantum square root circuit implements the non-restoring square root
algorithm is also shown in Chapter 2).
Consider the square root of the number a. Let |R〉 be the quantum register that
contains the input value a. a must be represented as a positive binary value in 2′s
complement. |R〉 must have an even bit length n. Let |F 〉 be a quantum register
of size n initialized to 1 and let |z〉 be a 1 qubit ancillae set to 0. At the end of
computation, quantum register locations
∣∣Fn
2
+1
〉
through |F2〉 in |F 〉 will contain
√
a
(Y ). Quantum register |R〉 will have the remainder from calculating
√
a. Remaining
location in |F 〉 will be restored to their initial values.
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6.2 Steps of Design Methodology
The proposed design methodology is generic and can design a quantum square root
circuit of any size. The proposed quantum square root circuit design methodology
is divided into three parts: (i) Part 1: Initial Subtraction, (ii) Part 2: Conditional
Addition or Subtraction, and (iii) Part 3: Remainder Restoration. A quantum circuit
is generated for each Part of the design. Each Part implements the following portions
of the non-restoring square root algorithm discussed in Chapter 2. The non-restoring
square root algorithm (NRSRA) is repeated in Figure 6.1 for reference.
 Part 1: Initial Subtraction This part executes the statements before the
FOR loop in the NRSRA. Also, this part executes the first iteration of the FOR
loop in the NRSRA.
 Part 2: Conditional Addition or Subtraction This part executes the re-
maining n
2
− 2 iterations of the FOR loop in the NRSRA. Thus, Part 2 will be
iterated a total of n
2
− 2 times.
 Part 3: Remainder Restoration This part implements the IF statement
that follows the FOR loop in the NRSRA.
Figure 6.2 shows a generic example of how the parts of our quantum square root
circuit are combined to implement the NRSRA. The detailed quantum circuit designs
of Part 1, Part 2, and Part 3 required to implement the NRSRA are explained in the
following Sections.
6.2.1 Part 1: Initial Subtraction
This part occurs once. The quantum circuit for Part 1 takes quantum registers |R〉,
|F 〉 and |z〉 as inputs. Part 1 has six steps. Figure 6.3 illustrates the generation of
Part 1 with an example of a 6 bit square root circuit.
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Non-restoring square root algorithm
Requirements: a must be a positive binary value in 2′s complement of even bit length n
Input: a. a is incrementally loaded into R starting from the most significant bit.
Outputs:
√
a and the remainder from calculating
√
a. The
√
a is an n
2
bit value in F .
We will use the variable Y to represent the
√
a. R will have the n bit remainder.
1 Function Non-Restoring(a)
2 R = 0n−2an−1an−2 //where 0
n−2 are n− 2 zeros. an−1 is the most significant bit of a.
3 F = 0n−201 //where 0n−2 are n− 2 zeros.
4 R = R− F
5
6 For i = n
2
− 1 to 1
7 If(R < 0)
8 Yi = 0
9 R = 02·i−2Rn−1−2·i · · ·R0a2·i−1a2·i−2 //where 02·i−2 are 2 · i− 2 zeros.
10 //Values Rn−1−2·i through R0 of R are shifted and reused.
11 F = 0i+
n
2
−2Yn
2
−1Yn
2
−2 · · ·Yi+1Yi11 //where 0i+
n
2
−2 are i+ n
2
− 2 zeros.
12 //Yn
2
−1 is the most significant bit of Y .
13 R = R + F
14 Else
15 Yi = 1
16 R = 02·i−2Rn−1−2·i · · ·R0a2·i−1a2·i−2 //where 02·i−2 are 2 · i− 2 zeros.
17 //Values Rn−1−2·i through R0 of R are shifted and reused.
18 F = 0i+
n
2
−2Yn
2
−1Yn
2
−2 · · ·Yi+1Yi01 //where 0i+
n
2
−2 are i+ n
2
− 2 zeros.
19 //Yn
2
−1 is the most significant bit of Y .
20 R = R− F
21 End
22 End
23
24 If(R < 0)
25 Y0 = 0
26 F = 0
n
2
−2Yn
2
−1Yn
2
−2 · · ·Y1Y001 //where 0
n
2
−2 are n
2
− 2 zeros.
27 //Yn
2
−1 is the most significant bit of Y .
28 R = R + F
29 Else
30 Y0 = 1
31 F = 0
n
2
−2Yn
2
−1Yn
2
−2 · · ·Y1Y001 //where 0
n
2
−2 are n
2
− 2 zeros.
32 //Yn
2
−1 is the most significant bit of Y .
33 End
34 Return: R,F ;
Figure 6.1: The non-restoring square root algorithm (NRSRA). The algorithm has
been adapted from the presentation shown in [12].
|z〉
P
ar
t
1
P
ar
t
2 ·
P
ar
t
2
P
ar
t
3 |z〉
|R〉 · |R〉
|F 〉 · |F 〉
Figure 6.2: Example of the complete proposed square root circuit.
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|z〉 |R4 ⊕R5 ⊕ z〉
|R5〉 •
∣∣R4 ⊕R5〉
|F3〉 |F3〉
|R4〉 •
∣∣R4〉
|F2〉 |R4 ⊕R5 ⊕ F2〉
|R3:2〉 |R3:2〉
|F1〉
∣∣R4 ⊕R5 ⊕ F1〉
|F0〉 |F0〉
|R1:0〉 |R1:0〉
|F5:4〉 |F5:4〉
(a) After Steps 1 through 5
|z〉 • |R4 ⊕R5 ⊕ z〉
|R5〉 •
A
D
D
/S
U
B
|R5〉
|F3〉 |F3〉
|R4〉 • |R4〉 |z〉
P
ar
t
1 |z〉
|F2〉 |R4 ⊕R5 ⊕ F2〉 = |R〉 |R〉
|R3:2〉 |R3:2〉 |F 〉 |F 〉
|F1〉
∣∣R4 ⊕R5 ⊕ F1〉
|F0〉 |F0〉
|R1:0〉 |R1:0〉
|F5:4〉 |F5:4〉
(b) After Step 6. Quantum circuit and graph-
ical representation are shown.
Figure 6.3: Circuit generation of Part 1 of the proposed quantum square root circuit:
Steps 1-6. To keep Figures compact quantum register locations (such as |F5〉 through
|F4〉) are represented as a single line and labeled accordingly (such as with |F5:4〉)
where possible.
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 Step 1: At location |Rn−2〉 apply a quantum NOT gate.
 Step 2: At locations |Rn−1〉 and |Rn−2〉 apply a CNOT gate such that the loca-
tion |Rn−2〉 is unchanged while location |Rn−1〉 now has the value
∣∣Rn−2 ⊕Rn−1〉 ≡
Yn
2
−1). Step 1 and Step 2 implement lines 2 through 4 of the NRSRA.
 Step 3: At locations |Rn−1〉 and |F1〉 apply a CNOT gate such that the location
|Rn−1〉 is unchanged while location |F1〉 now has the value
∣∣Rn−2 ⊕Rn−1 ⊕ F1〉.
If |Rn−1〉 = 1, this Step partially implements line 11 of the NRSRA because the
value at location |F1〉
(∣∣Rn−2 ⊕Rn−1 ⊕ F1〉) simplifies to |1〉. Otherwise this
Step helps to implement line 18 of the NRSRA because the value at location
|F1〉
(∣∣Rn−2 ⊕Rn−1 ⊕ F1〉) simplifies to |0〉.
 Step 4: At locations |Rn−1〉 and |z〉 apply an inverted control CNOT gate such
that the location |Rn−1〉 is unchanged while location |z〉 now has the value∣∣∣Rn−2 ⊕Rn−1 ⊕ z〉 which simplifies to |Rn−2 ⊕Rn−1 ⊕ z〉 ≡ Yn
2
−1). This Step
prepares register |z〉 for use in subsequent steps.
 Step 5: At locations |Rn−1〉 and |F2〉 apply an inverted control CNOT gate
such that the location |Rn−1〉 is unchanged while location |F2〉 now has the
value
∣∣∣Rn−2 ⊕Rn−1 ⊕ F2〉 which simplifies to |Rn−2 ⊕Rn−1 ⊕ F2〉 ≡ Yn
2
−1). If
|Rn−1〉 = 1 this Step completes execution of line 11 of the NRSRA and quantum
register |F 〉 will have the value: |0〉 · · · |0〉
∣∣Yn
2
−1
〉
|1〉|1〉. Otherwise, this Step
completes execution of line 18 of the NRSRA and quantum register |F 〉 will
have the value: |0〉 · · · |0〉
∣∣Yn
2
−1
〉
|0〉|1〉.
 Step 6: this Step has two Sub-steps.
– Sub-step 1: At locations |Rn−1〉 through |Rn−4〉 of register |R〉 and loca-
tions |F3〉 through |F0〉 of register |F 〉 apply the quantum conditional ad-
dition or subtraction (ADD/SUB) circuit such that locations |F3〉 through
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|F0〉 are unchanged while locations |Rn−1〉 through |Rn−4〉 will hold the
results of computation.
– Sub-step 2: At location |z〉 apply the quantum ADD/SUB circuit such
that the operation of the circuit is conditioned on the value at location |z〉.
Location |z〉 is unchanged.
After this Step, if |Rn−1〉 = 1, the quantum register |R〉 will equal |R〉 + |F 〉
(line 13 of the NRSRA). If |Rn−1〉 = 0, the quantum register |R〉 will equal
|R〉 − |F 〉 (line 20 of the NRSRA).
6.2.2 Part 2: Conditional Addition or Subtraction
This part is repeated a total of n
2
− 2 times. The quantum circuit for each iteration
of Part 2 takes quantum registers |R〉, |F 〉 and |z〉 as inputs. Part 2 has seven steps.
Figure 6.4 illustrates the generation of Part 2 with an example of a 6 bit square root
circuit. We show the steps for iteration i where 2 ≤ i ≤ n
2
− 1.
 Step 1: At locations |z〉 and |F1〉 apply an inverted control CNOT gate such that
the location |z〉 is unchanged while location |F1〉 now has the value |z ⊕ F1〉.
This Step restores |F1〉 to its initial value such that |F 〉 has the value: |0〉 · · · |0〉∣∣Yn
2
−1
〉
· · ·
∣∣Yn
2
−i+1
〉
|0〉|1〉.
 Step 2: At locations |F2〉 and |z〉 apply a CNOT gate such that the location
|F2〉 is unchanged while location |z〉 now has the value |F2 ⊕ z〉 ≡ 0. Steps 1
and 2 prepare |z〉 and |F 〉 for iteration i of the FOR loop in the NRSRA.
 Step 3: At locations |Rn−1〉 and |F1〉 apply a CNOT gate such that the location
|Rn−1〉 is unchanged while location |F1〉 now has the value |z ⊕Rn−1 ⊕ F1〉. If
|Rn−1〉 = 1, this Step partially implements line 11 of the NRSRA because the
value at location |F1〉 (|z ⊕Rn−1 ⊕ F1〉) simplifies to |1〉. Otherwise, this Step
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|z〉
∣∣R5 ⊕ F2 ⊕ z〉
|R5〉 • |R5〉
|F3〉 × |F2〉
|R4:0〉 |R4:0〉
|F2〉 • ×
∣∣R5 ⊕ F3〉
|F1〉 |z ⊕R5 ⊕ F1〉
|F0〉 |F0〉
|F5:4〉 |F5:4〉
(a) After Steps 1 through 6
|z〉 •
∣∣R5 ⊕ F2 ⊕ z〉
|R5〉 •
A
D
D
/S
U
B
|R5〉
|F3〉 × |F2〉
|R4:0〉 |R4:0〉 |z〉
P
ar
t
2 |z〉
|F2〉 • ×
∣∣R5 ⊕ F3〉 = |R〉 |R〉
|F1〉 |z ⊕R5 ⊕ F1〉 |F 〉 |F 〉
|F0〉 |F0〉
|F5:4〉 |F5:4〉
(b) After Step 7. Quantum circuit and graph-
ical representation are shown.
Figure 6.4: Circuit generation of Part 2 of the proposed quantum square root circuit:
Steps 1-7. To keep Figures compact quantum register locations (such as |R4〉 through
|R0〉) are represented as a single line and labeled accordingly (such as with |R4:0〉)
where possible.
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helps to implement line 18 of the NRSRA because the value at location |F1〉
(|z ⊕Rn−1 ⊕ F1〉) simplifies to |0〉.
 Step 4: At locations |Rn−1〉 and |z〉 apply an inverted control CNOT gate such
that the location |Rn−1〉 is unchanged while location |z〉 now has the value∣∣Rn−1 ⊕ F2 ⊕ z〉 ≡ Yn
2
−i). This Step prepares register |z〉 for use in subsequent
steps.
 Step 5: At locations |Rn−1〉 and |Fi+1〉 apply an inverted control CNOT gate
such that the location |Rn−1〉 is unchanged while location |Fi+1〉 now has the
value
∣∣Rn−1 ⊕ Fi+1〉 ≡ Yn
2
−i). If |Rn−1〉 = 1 this Step continues execution of line
11 of the NRSRA and quantum register |F 〉 will have the value: |0〉 · · · |0〉
∣∣Yn
2
−i
〉
∣∣Yn
2
−1
〉
· · ·
∣∣Yn
2
−i+1
〉
|1〉|1〉. Otherwise, this Step continues execution of line 18
of the NRSRA and quantum register |F 〉 will have the value: |0〉 · · · |0〉
∣∣Yn
2
−i
〉
∣∣Yn
2
−1
〉
· · ·
∣∣Yn
2
−i+1
〉
|0〉|1〉.
 Step 6: For j = i+ 1 to 3:
At locations |Fj〉 and |Fj−1〉 apply a quantum SWAP gate such the values at
locations |Fj〉 and |Fj−1〉 switch locations. This step reorders the positions of
the bits of Y in |F 〉. Now when |Rn−1〉 = 1, quantum register |F 〉 will have
the value: |0〉 · · · |0〉
∣∣Yn
2
−1
〉
· · ·
∣∣Yn
2
−i
〉
|1〉|1〉. Otherwise, |F 〉 will have the value:
|0〉 · · · |0〉
∣∣Yn
2
−1
〉
· · ·
∣∣Yn
2
−i
〉
|0〉|1〉. This Step completes the execution of line 11
of the NRSRA or line 18 of the NRSRA depending on the value of |Rn−1〉.
 Step 7: this Step has two sub-steps.
– Step 1: At locations |Rn−1〉 through |Rn−2·i−2〉 of register |R〉 and |F2·i+1〉
through |F0〉 of register |F 〉 apply the quantum conditional addition or sub-
traction (ADD/SUB) circuit such that locations |F2·i+1〉 through |F0〉 are
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unchanged while locations |Rn−1〉 through |Rn−2·i−2〉 will hold the results
of computation.
– Step 2: At location |z〉 apply the quantum ADD/SUB circuit such that
the operation of the circuit is conditioned on the value at location |z〉.
Location |z〉 is unchanged.
After this Step, if |Rn−1〉 = 1, the quantum register |R〉 will equal |R〉 + |F 〉
(line 13 of the NRSRA). If |Rn−1〉 = 0, the quantum register |R〉 will equal
|R〉 − |F 〉 (line 20 of the NRSRA).
6.2.3 Part 3: Remainder Restoration
This part only occurs once. The quantum circuit for Part 3 takes quantum registers
|R〉, |F 〉 and |z〉 as inputs. Part 3 has nine steps. Figure 6.5 illustrates the generation
of Part 3 with an example of a 6 bit square root circuit.
 Step 1: At locations |z〉 and |F1〉 apply an inverted control CNOT gate such
that location |z〉 is unchanged while location |F1〉 now has the value |z ⊕ F1〉.
This Step restores |F1〉 to its initial value such that |F 〉 has the value: |0〉 · · · |0〉∣∣Yn
2
−1
〉
· · · |Y1〉 |0〉|1〉. When |R〉 < 0, his Step partially completes line 26 of the
NRSRA. Otherwise this Step partially completes line 31.
 Step 2: At locations |F2〉 and |z〉 apply a CNOT gate such that location |F2〉 is
unchanged while location |z〉 now has the value |F2 ⊕ z〉 which simplifies to the
value 0. Step 1 and Step 2 prepare |z〉 and |F 〉 for Line 24 of the Algorithm.
 Step 3: At locations |Rn−1〉 and |z〉 apply an inverted control CNOT gate
such that location |F2〉 is unchanged while location |z〉 now has the value∣∣Rn−1 ⊕ F2 ⊕ z〉 ≡ Y0). This Step prepares register |z〉 for use in subsequent
steps.
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|z〉 |F2 ⊕R5 ⊕ z〉
|R5〉 |R5〉
|F5〉 |F5〉
|R4:0〉 |R4:0〉
|F4〉
∣∣R5 ⊕ F4〉
|F3〉 |F3〉
|F2〉 • |F2〉
|F1〉 |z ⊕ F1〉
|F0〉 |F0〉
(a) After Steps 1 through 5
|z〉 • |F2 ⊕R5 ⊕ z〉
|R5〉
C
T
R
L
-A
D
D
|R5〉
|F5〉 |F5〉
|R4:0〉 |R4:0〉
|F4〉
∣∣R5 ⊕ F4〉
|F3〉 |F3〉
|F2〉 • |F2〉
|F1〉 |z ⊕ F1〉
|F0〉 |F0〉
(b) After Step 6
|z〉 •
∣∣F2 ⊕R5 ⊕ F4 ⊕ z〉
|R5〉
C
T
R
L
-A
D
D
|R5〉
|F5〉 |F5〉
|R4:0〉 |R4:0〉 |z〉
P
ar
t
3 |z〉
|F4〉 × |F3〉 = |R〉 |R〉
|F3〉 ×× |F2〉 |F 〉 |F 〉
|F2〉 • × •
∣∣R5 ⊕ F4〉
|F1〉 |z ⊕ F1〉
|F0〉 |F0〉
(c) After Steps 7 through 9.
Figure 6.5: Circuit generation of Part 3 of the proposed quantum square root circuit:
Steps 1-9. Quantum circuit and graphical representation are shown. To keep Figures
compact quantum register locations (such as |R4〉 through |R0〉) are represented as a
single line and labeled accordingly (such as with |R4:0〉) where possible.
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 Step 4: At locations |Rn−1〉 and
∣∣Fn
2
+1
〉
apply an inverted control CNOT gate
such that location |Rn−1〉 is unchanged while location
∣∣Fn
2
+1
〉
now has the value∣∣Rn−1 ⊕ Fn
2
+1
〉
≡ Y0). If |Rn−1〉 = 1, this Step continues execution of line 26 of
the NRSRA. Otherwise, this Step continues execution of line 31 of the NRSRA.
Quantum register |F 〉 will have the value: |0〉 · · · |0〉|Y0〉
∣∣Yn
2
−1
〉
· · · |Y1〉|0〉|1〉.
 Step 5: At location apply |z〉 apply a quantum NOT gate. The value of |z〉 is
now |Rn−1 ⊕ F2 ⊕ z〉 (where Rn−1 ⊕ F2 ⊕ z ≡ Y0). This Step prepares |z〉 for
subsequent computations.
 Step 6: This Step has the following two sub-steps.
– Step 1: Apply quantum registers |F 〉 and |R〉 to a quantum CTRL-ADD
circuit such that |F 〉 is unchanged while |R〉 will hold the result of com-
putation.
– Step 2: At location |z〉 apply a quantum conditional addition (CTRL-
ADD) circuit such that the operation of the quantum CTRL-ADD circuit
is conditioned on the value at location |z〉.
After this Step, if |Rn−1〉 = 1, the quantum register |R〉 will equal |R〉+|F 〉 (line
28 of the NRSRA). Otherwise, the value in quantum register |R〉 is unchanged.
After this Step, |R〉 will contain the remainder from calculating Y (or
√
a).
 Step 7: At location |z〉 apply a quantum NOT gate. The value of |z〉 is restored
to the value
∣∣Rn−1 ⊕ F2 ⊕ z〉 ≡ Y0).
 Step 8: For j = n
2
+ 1 to 3:
At locations |Fj〉 and |Fj−1〉 apply a quantum SWAP gate such the values
at locations |Fj〉 and |Fj−1〉 switch locations. This Step reorders the posi-
tions of the bits of Y in |F 〉. Now, quantum register |F 〉 will have the value:
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|0〉 · · · |0〉
∣∣Yn
2
−1
〉
· · · |Y0〉|0〉|1〉. Thus, when |Rn−1〉 = 1, this Step completes the
execution of line 26 of the NRSRA. When |Rn−1〉 = 0, this Step completes the
execution of line 31 of the NRSRA. After this Step, |F 〉 will contain the final
value of Y (or
√
a).
 Step 9: At locations |F2〉 and |z〉 apply a CNOT gate such that location |F2〉
is unchanged while location |z〉 now has the value
∣∣Rn−1 ⊕ F2 ⊕ F4 ⊕ z〉 ≡ |0〉.
This Step completes the restoration of |z〉 to its initial value (0).
As shown,
√
a is at locations
∣∣Fn
2
+1
〉
through |F2〉 of quantum register |F 〉. The
remainder from calculating
√
a is at quantum register |R〉. Quantum register |z〉,
locations |Fn−1〉 through
∣∣Fn
2
+2
〉
, |F1〉 and |F0〉 of quantum register |F 〉 are restored
to their initial values. Thus, the proposed design methodology generates a quantum
square root circuit that correctly implements the non-restoring square root algorithm.
6.3 Cost Analysis
6.3.1 T-count Cost
The proposed design methodology reduces the T-count by incorporating T gate ef-
ficient implementations of quantum CTRL-ADD circuits and quantum ADD/SUB
circuits. Garbageless and T gate optimized quantum ADD/SUB and CTRL-ADD
circuits in the literature such as the designs in [159] [44] and [86] can be used in our
proposed quantum square root circuit. The T-count of the proposed quantum square
root circuit is illustrated shortly for each part of the proposed design.
Part 1: Initial Subtraction
 Steps 1 through 5 do not require T-gates.
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 Step 6 requires 42 T gates. We use a quantum ADD/SUB circuit of T-count
14 · n− 14 in this step (where n = 4).
Part 2: Conditional Addition or Subtraction
The steps in this part are repeated n
2
− 2 times. We show the T-count for the ith
iteration of Part 2 where 2 ≤ i ≤ n
2
− 1
 The ith iteration of 1 through 6 do not require T-gates.
 The T-count for the ith iteration of Step 7 is 14 ·(2 ·(i+1))−14 which simplifies
to 28 · i + 14. We use a quantum ADD/SUB circuit of T-count 14 · n − 14 in
this step (where n = 2 · (i+ 1)).
Part 3: Reminder Restoration
 Steps 1 through 5 do not require T-gates.
 The T-count for Step 6 is 21 · n − 14. We use a quantum CTRL-ADD circuit
of T-count 21 · n− 14 in this step.
 Steps 7 through 9 do not require T-gates.
Total T-count Calculation
To calculate the total T-count we add the total T-count for each part of the design.
The total T-count for Part 1 is 42 (or 14 · n − 14 where n = 4). The total T-count
for Part 2 is given as
∑n
2
−1
i=2 28 · i + 14 and the total T-count for Part 3 is given as
21 · n − 14. Combining the total T-count for each part of the proposed quantum
square root circuit results in the following expression:
n2−1∑
i=1
28 · i+ 14
+ 21 · n− 14 (6.1)
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Which simplifies to the following expression:
7
2
· n2 + 21 · n− 28 (6.2)
6.3.2 T-depth Cost
We now calculate the T-depth for our proposed design. Our proposed design is based
on T-depth efficient designs of quantum ADD/SUB circuits and quantum CTRL-
ADD circuits. We determined that garbageless and T gate optimized quantum
ADD/SUB circuits in the literature such as the design in [159] have constant T-
depths. Thus, these ADD/SUB circuits have T-depth of order O(1). We determined
as well that CTRL-ADD circuits in the literature such as the design in [86] scale as a
function of circuit size n. Thus, these CTRL-ADD circuits have a T-depth of order
O(n). The T-depth of the proposed quantum square root circuit is illustrated shortly
for each part of the proposed design.
Part 1: Initial Subtraction
 Steps 1 through 5 do not require T-gates.
 Step 6 has a constant T-depth of 10. This T-depth is seen by locations |Rn−2〉
and |Rn−3〉 of quantum register |R〉. We use a quantum ADD/SUB circuit has
a constant T-depth of 10.
Part 2: Conditional Addition or Subtraction
The steps in this part are repeated n
2
− 2 times. We show the T-count for the ith
iteration of Part 2 where 2 ≤ i ≤ n
2
− 1
 The ith iteration of 1 through 6 do not require T-gates.
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 Step 7 has a constant T-depth of 10. This T-depth is seen by locations |Rn−2〉
through |Rn−2·i−1〉 of quantum register |R〉. We use a quantum ADD/SUB with
a constant T-depth 10.
Part 3: Reminder Restoration
 Steps 1 through 5 do not require T-gates.
 Step 6 has a T-depth of 2 ·n. This T-depth is seen by quantum register |z〉. We
use a quantum CTRL-ADD circuit of T-depth 2 · n in this step.
 Steps 7 through 9 do not require T-gates.
Total T-Depth Calculation
We now illustrates the steps we use to determine the total T-depth for the proposed
quantum square root circuit:
 Step 1: Calculate the T-depth for Part 1. Part 1 has a T-depth of 10. This
T-depth is seen by locations |Rn−2〉 and |Rn−3〉 of quantum register |R〉.
 Step 2: Calculate the T-depth for Part 2. Part 2 has a T-depth of 10 ·
(
n
2
− 2
)
because Part 2 requires n
2
− 2 quantum ADD/SUB circuits. The total T-depth
10 ·
(
n
2
− 2
)
simplifies to 5 · n − 20. This T-depth is seen by locations |Rn−2〉
and |Rn−3〉 of quantum register |R〉.
 Step 3: Calculate the T-depth for Part 3. Part 3 has a T-depth of 2 · n. This
T-depth is seen by quantum register |z〉.
 Step 4: Determine which quantum register locations see the most T gate layers.
We find |z〉 and quantum register locations |Rn−2〉 and |Rn−3〉 of |R〉 see the
most T gate layers.
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 Step 5: Determine the total number of T gate layers seen by |z〉. Quantum
register |z〉 will see a total of 2 · n T gate layers because |z〉 sees no T gates in
Part 1 and Part 2.
 Step 6: Determine the total number of T gate layers seen by quantum register
locations |Rn−2〉 and |Rn−3〉 in |R〉. Quantum register locations |Rn−2〉 and
|Rn−3〉 see a total of 10 T gate layers from Part 1, 5 · n− 20 T gate layers from
Part 2 and 13 T gate layers from Part 3. The total T-depth for locations is
5 · n+ 3. We use a quantum CTRL-ADD circuit that presents a T-depth of 13
to locations |Rn−2〉 and |Rn−3〉.
 Step 7: Determine which quantum registers see the most T gate layers. We
determined that locations |Rn−2〉 and |Rn−3〉 see more T gate layers than register
|z〉 because 5·n+3 > 2·n. The qubits with the most T gate layers will determine
the T-depth for the proposed quantum square root circuit.
Thus, our proposed design has a T-depth of 5 · n+ 3 and this T-depth is seen by
locations |Rn−2〉 and |Rn−3〉 of quantum register |R〉.
Table 6.1: Comparison of quantum square root circuits
design T-count T-depth qubits
1 7 · n2 + 14 · n 3 · n+ 8 1
4
· n2 + 6 · n− 2
2 420 · n2 + 168 · n− 364 NA ≈ 42 · n+ 10
3 21
4
· n2 + 105
2
· n− 42 NA ≈ 1
2
n2 + 7 · n+ 2
4 21
4
· n2 + 7
2
· n− 14 NA ≈ 1
2
n2 + 3 · n+ 4
proposed 7
2
· n2 + 21 · n− 28 5 · n+ 3 2 · n+ 1
1 is the design by Sultana et al. [131]
2 is the design by Bhaskar et al. [130]
3 is the first design by AnanthaLakshmi et al. [46]
4 is the second design by AnanthaLakshmi et al. [46]
Table entries are marked NA where a closed-form expression
is not available for the T-depth.
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6.3.3 Cost Comparison
The comparison of the proposed quantum square root circuit with the current state of
the art is illustrated in Table 6.1. To compare our proposed square root circuit against
the existing designs by Sultana et al. [131], Bhaskar et al. [130] and AnanthaLakshmi
et al. [46], we implemented the designs with Clifford+T gates.
Details on the Clifford+T gate calculations for the design by Bhaskar et al. [130] is
as follows: The square root in Bhaskar et al. [130] requires 5 ·dlog2(b)e multiplications
and 3 · dlog2(b)e additions (where b is the number of bits of accuracy of the solution).
Because the T gate and qubit costs increases as a function of solution accuracy, we
consider the costs of a design with the lowest accuracy (where b = 4). Therefore, 10
multiplications and 6 additions are required. The design methodology presented in
Bhaskar et al. [130] did not specify a quantum adder or multiplier to use. Thus, to
have a fair comparison we use the T gate efficient adder shown in [63] and multiplier
shown in [86]. We calculated that the quantum adder has a T-count of 14 · n − 7,
a qubit cost of 2 · n + 1 and produces no garbage output. Also, we determined that
the quantum multiplier has a T-count of 21 · n2 − 14, a qubit cost of 4 · n + 1 and
produces no garbage output.
We also apply the Bennett’s garbage removal scheme (see [59]) to remove the
garbage output generated by the designs from Bhaskar et al. [130], Sultana et al.
[131] and AnanthaLakshmi et al. [46]. The total qubit cost for each design by
AnanthaLakshmi et al. [46] are calculated by summing the garbage output produced
by the controlled subtraction circuits and the circuit outputs.
Cost Comparison in Terms of T-count
The T-count cost of the proposed quantum square root circuit and the designs by
Sultana et al. [131], Bhaskar et al. [130] and AnanthaLakshmi et al. [46] are of order
O(n2). We compared the T-count cost of our proposed design methodology to the
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designs presented by Sultana et al., Bhaskar et al. [130] and AnanthaLakshmi et al.
[46] for values of n ranging from 4 to 512. The proposed design achieves improvement
ratios ranging from 33.33% to 49.61%, 98.41% to 99.16%, 33.84% to 55.56% and
0.00% to 32.64% compared to the designs by Sultana et al. [131], Bhaskar et al. [130]
and AnanthaLakshmi et al. [46].
Cost Comparison in Terms of Qubits
Table 6.1 shows that the proposed design and the design by Bhaskar et al. [130] have
a qubit cost of order O(n). The qubit cost for the designs by Sultana et al. [131]
and AnanthaLakshmi et al. [46] are of order O(n2). We compared the qubit cost of
our proposed design methodology to the designs presented by Sultana et al. [131],
Bhaskar et al. [130] and AnanthaLakshmi et al. [46] for values of n ranging from 4
to 512. We calculated that our proposed design methodology achieves improvement
ratios ranging from 65.38% to 98.51%, 94.94% to 95.24%, 76.32% to 99.24% and
62.50% to 99.23% compared to the designs by Sultana et al. [131], Bhaskar et al.
[130] and AnanthaLakshmi et al. [46] respectively.
Cost Comparison in Terms of T-depth
Table 6.1 illustrates that T-depth and qubit cost measures can be linked. Assuming
total number of gates is held constant, reducing the qubit cost will increase the T-
depth or vice versa. Table 6.1 shows that the T-depth of our proposed design and
the design by Sultana et al. are of order O(n). Table 6.1 illustrates how a qubit cost
reduction can come with the trade-off of an increase in T-depth. As shown, the design
by Sultana et al. is able to achieve a constant factor T-depth improvement against
the proposed work. The constant factor T-depth savings of the design in Sultana et
al. comes at the expense of a qubit cost of order O(n2). The proposed design has a
qubit cost of order O(n). Thus, the proposed design reduces the number of qubits by
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an order of magnitude while maintaining a T-depth of order O(n). Considering the
qubit restrictions on existing machines [14] [15], the significant qubit savings makes
up for the constant factor increase in T-depth
6.4 Conclusion
In this Chapter, we present a T-count and qubit cost efficient quantum circuit design
of the square root that does not produce garbage output. The proposed design
has been verified through (i) formal mathematical proof and (ii) functional Verilog
simulation. The proposed design is also compared against existing work and shows
improvement in terms of qubit cost and T-count. The correctness of the proposed
square root circuit is verified with formal proof and demonstrated via exhaustive
Verilog simulation of the proposed design at the reversible gate level. Therefore, we
conclude that the proposed quantum square root circuit is a resource efficient work
that can be used in quantum implementations of algorithms in number theory and
scientific computation.
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Chapter 7
Quantum Circuits for Image
Processing
The promise of performance speedup demonstrated by quantum algorithms in fields
such as encryption, number theory and search (see [35] [32] [27]) has motivated the
quest to apply quantum computers in new fields. A result, is the application of quan-
tum computation to the field of image processing. Quantum algorithms have been
devised for the problems of image pattern recognition, image compression, image
encryption and image artifact orientation (see [39] [24] [160] [34] [161]). These algo-
rithms offer significant performance improvement over their classical counterparts (see
[160] [34]). In order to implement these promising algorithms on quantum hardware,
quantum image representations and circuits for image processing (such as image trans-
lation, interpolation, filtering) must be designed. Quantum representation of images
such as the Novel Enhanced Quantum Representation (NEQR) have been proposed
in the literature [135]. Other quantum representation for images are shown in [133]
and [154]. The design of quantum circuits for image processing operations has caught
the attention of researchers (see [136] [133]). These circuits take as inputs image data
encoded with quantum encoding schemes such as NEQR [136] [135]. In this work,
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we propose quantum circuits for the bilinear interpolation of NEQR encoded images.
Circuits for scaling up an image by n and for scaling down an image by n are shown.
Both circuits enjoy a low T-count. The proposed bilinear interpolation circuits are
based on resource efficient quantum circuits for (i) addition, (ii) subtraction, and (iii)
multiplication. The quantum subtraction and multiplication circuits are new designs
proposed in this work that incorporate T gate efficient adders in [10]. The proposed
bilinear interpolation circuits are compared to existing works and demonstrate signif-
icant T gate savings against them. Reliable quantum computation must employ fault
tolerance because quantum computers are subject to faults from noise and computa-
tion errors [17] [77] [84] [16]. Fault tolerant quantum circuit designs use Clifford+T
gates as they can be made fault tolerant. As a result, T-count has become an impor-
tant design measure because the T gate has a higher implementation cost overhead
than the Clifford gates. The proposed design is compared to the existing work and
demonstrates a significant savings with respect to T-count.
This chapter is organized as follows: Section 7.1 introduces the design of the pro-
posed bilinear interpolation circuits. Section 7.2 presents the design of the quantum
adder, quantum subtractor and quantum multiplication circuit used as building blocks
in the proposed bilinear interpolation circuits. Section 7.3 presents the proposed bi-
linear interpolation circuit for scaling down an image by n. The steps of the design
methodology and the resource cost comparison are shown. Section 7.4 presents the
bilinear interpolation circuit for scaling up an image by n. The design methodology
and the resource cost comparison are shown inside the Section.
7.1 Design of Bilinear Interpolation Circuits
We now present the design of quantum circuits for the bilinear interpolation of NEQR
encoded images. Circuits for scaling up an image by a factor n and scaling down an
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image by a factor n are shown. Both proposed circuits take the original pixel positions
y and x stored in quantum registers |Y 〉, |X〉. The corresponding color information for
the original pixel (CY,X) stored in quantum register |CY,X〉 is also an input. Lastly the
color information for the adjacent pixels (located at positions (y+1, x), (y, x+1) and
(y+1, x+1)) are also inputs to the proposed circuits. The color information for these
pixels is stored in quantum registers |CY+1,X〉, |CY,X+1〉 and |CY+1,X+1〉 respectively.
At the end of computation, the circuit outputs position information for the scaled
pixel Y and X along with the corresponding color value CY ,X . The scaled pixel’s
color value will appear on ancillae and the pixel’s output position coordinates will
appear in quantum registers |Y 〉, |X〉. Depending on the scaling factor n additional
ancillae may need to be appended to quantum registers |Y 〉, |X〉. Also, depending on
the scaling factor n, only a subset of the qubits in quantum registers |Y 〉, |X〉 will
contain the scaled pixel’s position value.
It is assumed that the proposed bilinear interpolation circuits will recieve valid
pixel color and pixel location information as inputs. Thus, edge cases (sych as when
calculating interpolation on the top row of pixels where location coordinate values
(y+ 1, x) and (y+ 1, x+ 1) lie outside of the original image) are not considered in the
proposed work. The existing work (see [136]) also requires valid pixel location and
color data to function correctly.
This chapter is organized as follows. Section 7.2 presents the building blocks
used to build the proposed bilinear interpolation circuits. Section 7.3 and Section 7.4
present the design of the bilinear interpolation circuits for scaling up an image and
scaling down an image.
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|x〉 • T+ |x〉 |x〉 • |x〉
|y〉 • T+ |y〉 |y〉 • |y〉
|A〉 • T • H S |x · y〉 |x · y〉
(a) The temporary logical-AND gate and its
Clifford+T gate implementation. This Clif-
ford+T gate implementation of the temporary
logical-AND gate gate has a T-count of 4. |A〉
is an ancillae in the state 1√
2
(|0〉+ e
i·π
4 |1〉).
|x〉 • |x〉 |x〉 • |x〉
|y〉 Z |y〉 |y〉 • |y〉
|x · y〉 H • |x · y〉
(b) The uncomputation gate and its Clif-
ford+T gate implementation. This Clif-
ford+T gate implementation of the uncompu-
tation gate gate has a T-count of 0.
Figure 7.1: The quantum gates presented used in this work. Quantum gate and
graphical representations are shown. Source: [10]
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7.2 Design of Quantum Circuits Used In Proposed
Bilinear Interpolation Circuits
7.2.1 Quantum Adder
We use the quantum ripple carry adder presented in [10] in this work. The quantum
addition circuit has a T-count of 4·n. The adder takes two n bit inputs A and B. The
input A will emerge unchanged and the input B is transformed to the sum B+A. The
quantum adder enjoys a reduced T-count because it uses T gate efficient logical-AND
gates and uncomputation gates. The logical-AND gate and uncomputation gate are
shown in Figure 7.1 and presented in Section 2.2 for reference.
7.2.2 Proposed Quantum Subtractor:
We propose a quantum subtraction circuit. The proposed quantum subtraction circuit
has a T-count of 4 · n − 4. The proposed quantum subtraction circuit is shown in
Figure 7.2.
|A0〉 • • • |A0〉
|B0〉 • • |S0〉
• • • •
|A1〉 • • • |A1〉
|B1〉 • • |S1〉
• • • •
|A2〉 • • • |A2〉
|B2〉 • • |S2〉
•
|A3〉 • |A3〉
|B3〉 |S3〉
Figure 7.2: Proposed quantum subtraction circuit for four qubit operands.
To reduce T gate cost, the proposed quantum subtraction circuit is based on the
quantum adder presented in [10]. Figure 7.2 shows an example of the proposed quan-
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tum subtractor. We use the design approach presented in [159] to modify the adder
in [10] so that the resulting circuit performs subtraction. The quantum subtractor
calculates B̄ + A ≡ B − A. Given two values A and B contained in quantum regis-
ters |A〉 and |B〉, the methodology to design the quantum subtraction circuit is shown
below:
 Step 1: Apply a NOT gate on every qubit of the quantum register |B〉.
 Step 2: Apply |A〉 and |B〉 to the quantum adder so that |A〉 is unchanged and
|B〉 contains the results of computation.
 Step 3: Apply a NOT gate on every qubit of the quantum register |B〉.
The proposed methodology is generic and can implement an adder of any size n.
7.2.3 Proposed Quantum Multiplier:
The proposed multiplier is based on the design presented in [86] in this work. The
proposed multiplier has a T-count of 8 · n2 − 4 · n. As is, the quantum multiplier in
[86] has been shown to have a lower T-count than existing designs. To further reduce
T gate cost, we use quantum conditional adder presented in [10] to implement the
multiplication circuit.
The proposed quantum multiplication circuit takes two n bit inputs a and b. After
computation, inputs a and b emerges unchanged. The product (b · a) is generated
on ancillae. The quantum conditional adder circuit described in [10] takes two n
bit inputs a and b and a 1 qubit input control [10]. When control = 1, the circuit
calculates b+ a. When control = 0 the circuit performs no computation [10].
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7.3 Design of the Proposed Bilinear Interpolation
Circuit for the Scale Down Operation
The proposed quantum circuit for bilinear interpolation is shown in Figure 7.3 for the
case of a scaling down an image by an integer value n. Scaling down an image by an
integer value n results in reducing the original y and x positions of each pixel by 2n.
To save quantum resources, our proposed design calculates the position informa-
tion for the scaled pixel without quantum gates. To reduce an image by a value n, the
original position value is divided by 2n. We accomplish this division without gates by
assigning the values at locations |Ym−1〉 through |Yn〉 of quantum register |Y 〉 and lo-
cations |Xm−1〉 through |Xn〉 of quantum register |X〉 to the output position registers∣∣Y 〉 and ∣∣X〉, respectively. Thus, we eliminate the need to use a division circuit.
To calculate the color information for the scaled pixel (CY ,X), our proposed quan-
tum circuit must perform the calculation shown in expression 7.1:

(2n − (Y · 2n − Y ) · (2n − (X · 2n −X) · CY,X+
(Y · 2n − Y ) · (2n − (X · 2n −X) · CY+1,X+
(2n − (Y · 2n − Y ) · (X · 2n −X) · CY,X+1+
(Y · 2n − Y ) · (X · 2n −X) · CY+1,X+1

÷ 22·n (7.1)
Where (Y ·2n−Y ) corresponds to locations |Yn−1〉 through |Y0〉 of quantum register
|Y 〉 and (X ·2n−X) corresponds to locations |Xn−1〉 through |X0〉 of quantum register
|X〉.
To calculate 7.1 in hardware, a quantum multiplication circuit, a quantum ad-
dition circuit and a quantum subtraction circuit are needed. The proposed bilinear
interpolation circuit calculate equation 7.1 by the following algorithm:
 Step 1: Copy (Y · 2n − Y ) and (X · 2n −X) to ancillae with CNOT gates.
128
 Step 2: Calculate 2n−(Y ·2n−Y ) and 2n−(X ·2n−X) with quantum subtraction
circuits.
 Step 3: Calculate the products (2n−(Y ·2n−Y ) ·(2n−(X ·2n−X), (Y ·2n−Y ) ·
(2n−(X ·2n−X), (2n−(Y ·2n−Y )·(X ·2n−X) and (2n−(Y ·2n−Y )·(X ·2n−X)
with quantum multiplication circuits.
 Step 4: Calculate the product terms (2n− (Y ·2n−Y ) · (2n− (X ·2n−X) ·CY,X ,
(Y ·2n−Y ) · (2n− (X ·2n−X) ·CY+1,X , (2n− (Y ·2n−Y ) · (X ·2n−X) ·CY,X+1
and (2n − (Y · 2n − Y ) · (X · 2n − X) · CY+1,X+1 with quantum multiplication
circuits.
 Step 5: Complete the calculation of equation 7.1 with quantum addition circuits.
To avoid using a quantum divider, locations 2 ·n− 1 through 0 of the quantum
register containing the results of the addition in this Step. The remaining qubits
will contain the new pixel’s color information CY ,X and is assigned to quantum
register
∣∣CY ,X〉.
Cost Analysis
Table 7.1: Comparison of the Bilinear Interpolation Circuits for the Scale Down
Operation in Terms of Number of Functional Blocks Used
Component 1 proposed
Adder 3 3
Subtractor 4 2
Divider 2 0*
Multiplier 8 8
1 is the design in [136]
* Our proposed design does not require a divider.
Table 7.1 shows the comparison between the proposed quantum circuit for bilinear
interpolation and the existing work in terms of total number of arithmetic operations.
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|10 · · · 01〉 • • |10 · · · 01〉
|Yn−1 · · ·Y0〉 • − • • |Garbage〉
|Xn−1 · · ·X0〉 • − • • |Garbage〉
|Ym−1 · · ·Yn〉
∣∣Y 〉
|Xm−1 · · ·Xn〉
∣∣X〉
|0〉 • • |Yn−1 · · ·Y0〉
|0〉 • • |Xn−1 · · ·X0〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|CY,X〉 • |CY,X〉
|CY+1,X〉 • |CY+1,X〉
|CY,X+1〉 • |CY,X+1〉
|CY+1,X+1〉 • |CY+1,X+1〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|0〉
x + + +
∣∣CY ,X〉
|0〉 |Garbage〉
Figure 7.3: Proposed quantum bilinear interpolation circuit for the scale down oper-
ation. The image is scaled down by a value n.
Table 7.2: T gate Comparison of the Bilinear Interpolation Circuits for the Scale
Down Operation
T-count
1 856 · n2 + 196 · n− 98 + 8 ·
∑log2(n)
i=1
n
2i
· (14 · (n+ i− 2i−1)− 14)
Proposed 64 · n2 − 12 · n− 8
1 is the design in [136]
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The proposed design requires fewer subtraction circuits than the existing work and
does not use division.
Comparison of the T-count between the proposed quantum bilinear interpolation
circuit for the scale down operation against the existing work is shown in Table
7.2. We determined that the proposed quantum bilinear interpolation circuit requires
≈ 92.52% less T gates compared to the existing work. The proposed design has a
T-count of order O(n2) while we estimated that the T-count for the existing work
is also of order O(n2). We compute T-count for both works by multiplying the T-
count for each quantum functional block by the number of times they are used. The
final result is than summed. The design in [136] uses a quantum addition circuit and
a quantum subtraction circuit which both have T-count of 28 · n − 14, a quantum
multiplication circuit with T-count 7 · n2 +
∑log2(n)
i=1
n
2i
· (14 · (n+ i− 2i−1)− 14) and
a quantum division circuit with a T-count of ≈ 400 · n2.
7.4 Design of the Proposed Bilinear Interpolation
Circuits for the Scale Up Operation
The proposed quantum circuit for bilinear interpolation is shown in Figure 7.4 for
the case of a scaling up an image by an integer value n. Scaling up an image by an
integer value n results in increasing the original y and x positions of each pixel by 2n.
To save quantum resources, our proposed design calculates the position informa-
tion for the scaled pixel without quantum gates. To scale up an image by a value
n, the position value is multiplied by 2n. By concatenating n ancillae set to 0 to
quantum registers |X〉 and |Y 〉, we avoid the need for multiplication circuits.
To calculate the color information for the scaled pixel, the proposed quantum
circuit must calculate equation 7.2.
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|10 · · · 01〉 • • |10 · · · 01〉
|0〉
∣∣Yn−1:0〉
|0〉
∣∣Xn−1:0〉
|Y 〉 • − • • |Garbage〉
|X〉 • − • • |Garbage〉
|0〉 • •
∣∣Ym+n−1:n〉
|0〉 • •
∣∣Xm+n−1:n〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|CY,X〉 • |CY,X〉
|CY+1,X〉 • |CY+1,X〉
|CY,X+1〉 • |CY,X+1〉
|CY+1,X+1〉 • |CY+1,X+1〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|0〉
x + + +
∣∣CY ,X〉
|0〉 |Garbage〉
Figure 7.4: Proposed quantum bilinear interpolation circuit for the scale up operation.
The image is scaled up by a value n. The notation m + n − 1 : n means quantum
register locations m + n − 1 through n for the output image position registers
∣∣Y 〉
and
∣∣X〉. The notation n − 1 : 0 means quantum register locations n − 1 through 0
for the output image position registers
∣∣Y 〉 and ∣∣X〉.
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
(
2m − Y2n
)
·
(
2m − X2n
)
· CY,X+(
Y
2n
)
· (2m −
(
X
2n
)
· CY+1,X+(
2m − Y2n
)
·
(
X
2n
)
· CY,X+1+(
Y
2n
)
·
(
X
2n
)
· CY+1,X+1

÷ 22·m (7.2)
Where, Y
2n
corresponds to the input location register |Y 〉 and X
2n
corresponds to
input location register |X〉 [136]. To compute equation 7.2, the proposed bilinear in-
terpolation circuit uses a quantum multiplication circuit, a quantum addition circuit,
and a quantum subtraction circuit. The proposed circuit computes equation 7.2 by
executing the same algorithm as the proposed scale down circuit which is now shown
below:
 Step 1: Copy Y
2n
and X
2n
to ancillae with CNOT gates.
 Step 2: Calculate 2m − Y
2n
and 2m − Y
2n
with quantum subtraction circuits.
 Step 3: Calculate the products
(
2m − Y
2n
)
·
(
2m − X
2n
)
,
(
Y
2n
)
·
(
2m − X
2n
)
,(
2m − Y
2n
)
) ·
(
X
2n
)
and
(
Y
2n
)
·
(
X
2n
)
with quantum multiplication circuits.
 Step 4: Calculate the product terms
(
2m − Y
2n
)
·
(
2m − X
2n
)
·CY,X ,
(
Y
2n
)
· (2m−(
X
2n
)
·CY+1,X ,
(
2m − Y
2n
)
·
(
X
2n
)
·CY,X+1 and
(
Y
2n
)
·
(
X
2n
)
·CY+1,X+1 with quantum
multiplication circuits.
 Step 5: Complete the calculation of equation 7.2 with quantum addition circuits.
To avoid using a quantum divider, locations 2 ·m−1 through 0 of the quantum
register containing the results of the addition in this Step. The remaining qubits
will contain the new pixel’s color information CY ,X and is assigned to quantum
register
∣∣CY ,X〉.
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Table 7.3: Comparison of the Bilinear Interpolation Circuits for the Scale Up Oper-
ation in Terms of Number of Functional Blocks Used
Component 1 proposed
Adder 3 3
Subtractor 4 2
Divider 2 0*
Multiplier 8 8
1 is the design in [136]
* Our proposed design does not require a divider.
Table 7.4: T gate Comparison of Bilinear Interpolation Circuits for the Scale Up
Operation
T-count
1 856 · n2 + 196 · n− 98 + 8 ·
∑log2(n)
i=1
n
2i
· (14 · (n+ i− 2i−1)− 14)
Proposed 64 · n2 − 12 · n− 8
1 is the design in [136]
7.4.1 Cost Analysis
Table 7.3 shows the comparison between the proposed quantum circuit for bilinear
interpolation and the existing work in terms of total number of arithmetic operations.
The proposed design requires fewer subtraction circuits than the existing work and
does not use division.
Comparison of the T-count between the proposed quantum bilinear interpolation
circuit for the scale up operation against the existing work is shown in Table 7.4.
We determined that the proposed quantum bilinear interpolation circuit requires
≈ 92.52% less T gates compared to the existing work. The proposed design has
a T-count is of order O(n2) while we estimated that the T-count for the existing
work is also of order O(n2). We compute T-count for both works by multiplying the
T-count for each quantum functional block by the number of times they are used.
The final result is than summed. The design in [136] uses a quantum addition circuit
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and a quantum subtraction circuit which both have T-count of 28 ·n−14, a quantum
multiplication circuit with T-count 7 · n2 +
∑log2(n)
i=1
n
2i
· (14 · (n+ i− 2i−1)− 14) and
a quantum division circuit with a T-count of ≈ 400 · n2.
7.5 Conclusion
In this Chapter, T gate efficient designs for the bilinear interpolation of an NEQR
encoded image. Circuits to scale down an image by n and scale up an image by n are
proposed. The proposed bilinear interpolation circuits incorporate a T gate efficient
quantum addition circuit, a proposed quantum subtraction circuit and a proposed
quantum multiplier. The proposed bilinear interpolation circuits are compared to
the existing work and show a significant T-count savings. The proposed bilinear
interpolation circuits are verified through formal mathematical proofs. We conclude
that the proposed quantum bilinear interpolation circuits can be used as building
blocks to build resource efficient quantum hardware elements for image processing
applications. Adapting the proposed bilinear interpolation circuits so that pixels
along the edges of an original image can be interpolated will expand the domain of
applications where the proposed work can be applied in. This improvement to the
proposed bilinear interpolation circuits is a worthwhile task for future research.
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Chapter 8
Conclusion and Future Work
Quantum computers offer the potential to extend our computation abilities in fields
such as encryption, physics, number theory and searching. Algorithms offering up to a
superpolynomial factor speedup in these areas demonstrate the potential of quantum
computers. As a result, the design, test and deployment of quantum hardware has
caught the attention of researchers in corporations and universities. In order to
execute quantum algorithms on these machines, quantum circuits must be developed.
Quantum circuit design (like classical circuit design) must take into account resource
cost usage and fault tolerant design. As a result, quantum circuit performance is
often measured in terms of circuit depth, qubit cost and gate cost. Fault tolerance
constraints require quantum circuits be implemented with fault tolerant gate sets such
as the Clifford + T gate set. When using these gates, the cost measures of T-count
and T-depth become important cost measures. To implement the exciting quantum
algorithms presented in the literature, quantum arithmetic circuits for integer and
Galois field arithmetic must be implemented. To be practical and scalable, quantum
circuits must be resource efficient. In this work, we have proposed quantum arithmetic
circuits for Galois field and integer arithmetic. The proposed circuits have lower
qubits, quantum gates and depth compared to existing works. The following has
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been proposed:
 Quantum circuits for Galois field squaring that has a lower quantum gate cost,
qubit cost and depth compared to existing work.
 Quantum circuits for Galois field exponentiation that has a lower quantum gate
cost and qubit cost compared to existing work.
 Quantum circuits for integer multiplication that has a lower quantum gate cost
and qubit cost compared to existing work.
 Quantum circuits for integer division that has a lower quantum gate cost, qubit
cost and depth compared to existing work.
 Quantum circuits for calculating the square root that has a lower quantum gate
cost and qubit cost compared to existing work.
 Quantum circuits for bilinear interpolation that have a lower quantum gate cost
compared to existing work.
This work presents a family of quantum circuits for fundamental arithmetic oper-
ations needed to implement resource efficient quantum circuits. The proposed works
have been recognized by the scientific community as valid quantum arithmetic circuits
that positively contribute to our progress in the field of quantum computation. As
a result, these designs have appeared in top-tier journals and conferences. We con-
clude that the proposed quantum arithmetic circuits can be incorporated into circuit
implementation for quantum algorithms that are optimized for gate cost, qubit cost
or depth.
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8.1 Future Work
Quantum circuit design and quantum hardware design promise to be active areas of
research for at least the near future. Potential research directions that can build upon
the proposed work includes:
 Investigate how quantum circuit (such as the arithmetic circuits proposed in
this work) can be implemented on quantum machines where qubits are laid out
in arrangements such as 1 dimensional or 2 dimensional arrays (see [55] [15]).
The qubits in these machines are restricted to nearest neighbor interactions
which presents new design challenges.
 Develop design methodologies for additional fundamental arithmetic circuits
such as integer squaring or the logarithm function.
 Propose design methodologies for higher level computational units for quan-
tum image processing applications such as image translation or image spatial
filtering. This direction of study has caught the attention of researchers and
preliminary work can be seen in [162].
 Explore the design of higher level quantum circuits for scientific computation
such as the trigonometric functions or differentiation.
 Synthesized quantum circuits for processing floating point or fixed point quan-
tum representations of values. The representation of values in a standardized
format (such as IEEE754 format) still remains an open problem in quantum
computation. Preliminary work in this direction can be seen in [130].
 Validate the existing proposed designs and future works on either (i) existing
quantum machines or (ii) classical machine quantum simulators for further val-
idation of functional correctness.
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 Expand our study to include the resource efficient design of quantum circuits
within the quantum Fourier transform (QFT) domain. The QFT is a quantum
version of the Discrete Fourier Transform (DFT). The DFT is a crucial tool in
signal and image processing. Exploiting the QFT is hampered by the fact that
existing QFT circuits have prohibitively high T-counts because QFT domain
circuits depend on gates that cannot be exactly implemented with Clifford+T
gates [143].
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parinetti, J.-C. Besse, A. Potočnik, A. Wallraff, and C. Eichler, “Rapid high-
fidelity multiplexed readout of superconducting qubits,” Physical Review Applied,
vol. 10, no. 3, 2018.
[100] M. devoret and J. Martinis, “Implementing qubits with superconducting inte-
grated circuits,” Quantum Information Processing, vol. 3, no. 1-5, pp. 163–203,
2004.
[101] M. H. Devoret and R. J. Schoelkopf, “Superconducting circuits for quantum
information: an outlook.,” Science (New York, N.Y.), vol. 339, no. 6124, pp. 1169–
1174, 2013.
[102] Y. A. Pashkin, T. Yamamoto, O. Astafiev, Y. Nakamura, D. V. Averin, and
J. S. Tsai, “Quantum oscillations in two coupled charge qubits,” Nature, vol. 421,
no. 6925, p. 823, 2003.
[103] J. M. Chow, J. M. Gambetta, A. D. Córcoles, S. T. Merkel, J. A. Smolin,
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 Muñoz-Coreas, Edgard, and Himanshu Thapliyal. “T-count and Qubit Optimized
Quantum Circuit Design of the Non-Restoring Square Root Algorithm.” ACM Jour-
nal on Emerging Technologies in Computing Systems (JETC) 14.3 (2018): 1-15.
available at: https://dl.acm.org/citation.cfm?id=3264816
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integer division optimizing ancillary qubits and t-count,” in 16th Asian Quantum
Information Science Conference, pp. 197-199, August 28 - September 2 2016.
Posters
 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 2019 (Poster)
 2nd Annual ECE Student Research Symposium, University of Kentucky, April,
2019 (Poster)
 1st Annual ECE Student Research Symposium, University of Kentucky, April, 2018
(Poster)
 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 2017 (Poster,
recorded talk)
 North American Power Symposium, October 4-6 2015 (Poster)
Honors
 University of Kentucky Lexmark Fellowship one
semester, merit based competitive fellowship
2018
 University of Kentucky Lyman T. Johnson Diversity
Fellowship one semester, merit based competitive fellowship
emphasizing diversity
2017
154
 Dr. Robert D. Hayes Graduate Fellowship Award one
academic year, merit based competitive scholarship
2016 to 2017
 Omicron Delta Kappa Leadership Honor Society A
national honor society for leadership.
Inducted: 2016
 IEEE Eta Kappa Nu Honor Society IEEE’s electrical
and computer engineering honor society.
Inducted: 2012
 Delta Epsilon Iota A national honor society emphasizing
achievement, leadership, and service.
Inducted: 2012
155
